Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 07:48:36 2019
| Host         : travis-job-2b640bf7-789d-4412-a22c-003cbf522238 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.760        0.000                      0                13662        0.036        0.000                      0                13658        0.264        0.000                       0                  4511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.368        0.000                      0                   13        0.207        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            30.796        0.000                      0                  443        0.046        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            30.068        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.760        0.000                      0                12979        0.036        0.000                      0                12979        3.750        0.000                       0                  4156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.671        0.000                      0                    1                                                                        
              eth_rx_clk          2.435        0.000                      0                    1                                                                        
              eth_tx_clk          2.436        0.000                      0                    1                                                                        
              sys_clk             2.393        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.718ns (30.234%)  route 1.657ns (69.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    reset_counter[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.759     8.579    reset_counter[3]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.718ns (30.234%)  route 1.657ns (69.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    reset_counter[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.759     8.579    reset_counter[3]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.718ns (30.234%)  route 1.657ns (69.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    reset_counter[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.759     8.579    reset_counter[3]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.718ns (30.234%)  route 1.657ns (69.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    reset_counter[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.759     8.579    reset_counter[3]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.419ns (28.827%)  route 1.034ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.034     7.670    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X63Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.419ns (28.827%)  route 1.034ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.034     7.670    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X63Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.419ns (28.827%)  route 1.034ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.034     7.670    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X63Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.419ns (28.827%)  route 1.034ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.034     7.670    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X63Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.718ns (35.058%)  route 1.330ns (64.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.330     7.966    clk200_rst
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.265 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.265    ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.077    11.206    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.580ns (29.194%)  route 1.407ns (70.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.407     8.067    reset_counter[0]
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.191 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.191    reset_counter0[0]
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y26         FDSE (Setup_fdse_C_D)        0.029    11.180    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.154     2.154    reset_counter[2]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.199 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.199    ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.991    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.172    reset_counter[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I2_O)        0.103     2.275 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.275    reset_counter[3]_i_2_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X63Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.172    reset_counter[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.099     2.271 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.271    reset_counter[2]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X63Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.308    reset_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.098     2.406 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    reset_counter[1]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X63Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.423%)  route 0.375ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.375     2.370    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X63Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.423%)  route 0.375ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.375     2.370    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X63Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.423%)  route 0.375ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.375     2.370    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X63Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.423%)  route 0.375ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.375     2.370    clk200_rst
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X63Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.915%)  route 0.626ns (77.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.626     2.625    reset_counter[0]
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.670 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.670    reset_counter0[0]
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X63Y26         FDSE (Hold_fdse_C_D)         0.091     1.949    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.226ns (31.991%)  route 0.480ns (68.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.102    reset_counter[3]
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.098     2.200 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.364     2.565    reset_counter[3]_i_1_n_0
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X63Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.745    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y26     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.796ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 1.488ns (16.408%)  route 7.581ns (83.592%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X14Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          2.050     4.127    liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.146     4.273 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.141     5.414    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.328     5.742 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.812     6.555    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.526     7.205    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.427     7.756    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.823     8.703    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.801    10.628    crc32_checker_source_source_payload_error
    SLICE_X9Y20          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X9Y20          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.062    41.424    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                 30.796    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 1.488ns (16.671%)  route 7.438ns (83.329%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X14Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          2.050     4.127    liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.146     4.273 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.141     5.414    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.328     5.742 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.812     6.555    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.526     7.205    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.427     7.756    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.823     8.703    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.658    10.485    crc32_checker_source_source_payload_error
    SLICE_X9Y22          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X9Y22          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.062    41.421    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             31.086ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 1.488ns (16.962%)  route 7.285ns (83.038%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X14Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          2.050     4.127    liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.146     4.273 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.141     5.414    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.328     5.742 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.812     6.555    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.526     7.205    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.427     7.756    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.823     8.703    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.505    10.332    crc32_checker_source_source_payload_error
    SLICE_X9Y24          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X9Y24          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)       -0.062    41.418    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 31.086    

Slack (MET) :             31.176ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.488ns (17.163%)  route 7.182ns (82.837%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X14Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          2.050     4.127    liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.146     4.273 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.141     5.414    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.328     5.742 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.812     6.555    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.526     7.205    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.427     7.756    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.823     8.703    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.402    10.229    crc32_checker_source_source_payload_error
    SLICE_X9Y19          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X9Y19          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.081    41.405    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.405    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                 31.176    

Slack (MET) :             31.387ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.612ns (18.833%)  route 6.947ns (81.167%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X14Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          2.050     4.127    liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.146     4.273 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.141     5.414    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.328     5.742 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.812     6.555    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.526     7.205    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.427     7.756    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.823     8.703    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.168     9.995    crc32_checker_source_source_payload_error
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.119 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.119    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X29Y25         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.029    41.506    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.506    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 31.387    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.214ns (16.819%)  route 6.004ns (83.180%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     2.824    xilinxmultiregimpl8_regs1[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.123 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.651     3.774    storage_13_reg_i_8_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.098     4.996    rx_cdc_asyncfifo_writable
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.120 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.809     5.929    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.053 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.330     7.383    crc32_checker_sink_sink_ready
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.274     8.780    crc32_checker_crc_ce
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X37Y29         FDSE (Setup_fdse_C_CE)      -0.205    41.204    crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.214ns (16.819%)  route 6.004ns (83.180%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     2.824    xilinxmultiregimpl8_regs1[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.123 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.651     3.774    storage_13_reg_i_8_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.098     4.996    rx_cdc_asyncfifo_writable
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.120 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.809     5.929    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.053 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.330     7.383    crc32_checker_sink_sink_ready
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.274     8.780    crc32_checker_crc_ce
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X37Y29         FDSE (Setup_fdse_C_CE)      -0.205    41.204    crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.214ns (16.819%)  route 6.004ns (83.180%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     2.824    xilinxmultiregimpl8_regs1[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.123 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.651     3.774    storage_13_reg_i_8_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.098     4.996    rx_cdc_asyncfifo_writable
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.120 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.809     5.929    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.053 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.330     7.383    crc32_checker_sink_sink_ready
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.274     8.780    crc32_checker_crc_ce
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X37Y29         FDSE                                         r  crc32_checker_crc_reg_reg[19]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X37Y29         FDSE (Setup_fdse_C_CE)      -0.205    41.204    crc32_checker_crc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.454ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.214ns (16.809%)  route 6.008ns (83.191%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     2.824    xilinxmultiregimpl8_regs1[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.123 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.651     3.774    storage_13_reg_i_8_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.098     4.996    rx_cdc_asyncfifo_writable
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.120 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.809     5.929    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.053 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.330     7.383    crc32_checker_sink_sink_ready
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.278     8.785    crc32_checker_crc_ce
    SLICE_X38Y28         FDSE                                         r  crc32_checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X38Y28         FDSE                                         r  crc32_checker_crc_reg_reg[12]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X38Y28         FDSE (Setup_fdse_C_CE)      -0.169    41.239    crc32_checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 32.454    

Slack (MET) :             32.454ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.214ns (16.809%)  route 6.008ns (83.191%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     2.824    xilinxmultiregimpl8_regs1[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.123 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.651     3.774    storage_13_reg_i_8_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.098     4.996    rx_cdc_asyncfifo_writable
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.120 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.809     5.929    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.053 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.330     7.383    crc32_checker_sink_sink_ready
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.278     8.785    crc32_checker_crc_ce
    SLICE_X38Y28         FDSE                                         r  crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X38Y28         FDSE                                         r  crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X38Y28         FDSE (Setup_fdse_C_CE)      -0.169    41.239    crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                 32.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.077%)  route 0.217ns (62.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X9Y21          FDRE                                         r  rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128     0.686 r  rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.217     0.903    rx_converter_converter_source_payload_data[7]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_13_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     0.868    eth_rx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.857    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X15Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.981    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X14Y24         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_11_reg_0_7_6_7/WCLK
    SLICE_X14Y24         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X14Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_11_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl8_regs0[2]
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X15Y17         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.076     0.638    xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y31  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y31  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y21  rx_converter_converter_source_payload_data_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y24   rx_converter_converter_source_payload_data_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y21  rx_converter_converter_source_payload_data_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y24   rx_converter_converter_source_payload_data_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y24   rx_converter_converter_source_payload_data_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y24   rx_converter_converter_source_payload_data_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y21   rx_converter_converter_source_payload_data_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y25  storage_11_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y24  storage_11_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y24  storage_11_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.837ns (19.806%)  route 7.438ns (80.194%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.156     9.674    tx_converter_converter_mux__0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.326    10.000 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.899    10.899    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.256ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 1.837ns (20.216%)  route 7.250ns (79.784%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.772     9.290    tx_converter_converter_mux__0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.326     9.616 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.094    10.710    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 30.256    

Slack (MET) :             30.693ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 1.837ns (21.237%)  route 6.813ns (78.763%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.464     8.981    tx_converter_converter_mux__0
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.326     9.307 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.966    10.274    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 30.693    

Slack (MET) :             30.784ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.641ns (19.174%)  route 6.918ns (80.826%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.649     8.404    tx_converter_converter_mux0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.785     9.313    storage_12_reg_i_46_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124     9.437 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.745    10.182    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 30.784    

Slack (MET) :             30.802ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.837ns (21.507%)  route 6.704ns (78.493%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.467     8.984    tx_converter_converter_mux__0
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.326     9.310 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.855    10.165    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 30.802    

Slack (MET) :             30.808ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 1.837ns (21.524%)  route 6.698ns (78.476%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.337     8.855    tx_converter_converter_mux__0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.326     9.181 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.977    10.158    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.967    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                 30.808    

Slack (MET) :             31.165ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.837ns (20.947%)  route 6.933ns (79.053%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.156     9.674    tx_converter_converter_mux__0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.326    10.000 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.393    10.393    tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    41.508    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.115    41.623    
                         clock uncertainty           -0.035    41.588    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)       -0.030    41.558    tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.558    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 31.165    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.669ns (19.957%)  route 6.694ns (80.043%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.649     8.404    tx_converter_converter_mux0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.817     9.345    storage_12_reg_i_46_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.152     9.497 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.489     9.986    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X3Y28          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    41.510    eth_tx_clk
    SLICE_X3Y28          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.093    41.603    
                         clock uncertainty           -0.035    41.568    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.255    41.313    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 1.669ns (20.176%)  route 6.603ns (79.824%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.649     8.404    tx_converter_converter_mux0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.817     9.345    storage_12_reg_i_46_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.152     9.497 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.399     9.896    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X3Y28          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    41.510    eth_tx_clk
    SLICE_X3Y28          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.603    
                         clock uncertainty           -0.035    41.568    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.269    41.299    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.299    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.520ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 1.837ns (21.846%)  route 6.572ns (78.154%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.623     1.623    eth_tx_clk
    SLICE_X2Y27          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     2.101 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.109     3.210    tx_cdc_graycounter1_q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.295     3.505 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.713     4.219    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.343 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.297    tx_cdc_asyncfifo_readable
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.421 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.830     6.250    padding_inserter_source_valid
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.374 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.656     7.030    crc32_inserter_source_valid
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.154 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     7.631    preamble_inserter_sink_ready
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.645     8.400    tx_converter_converter_mux0
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.118     8.518 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.772     9.290    tx_converter_converter_mux__0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.326     9.616 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.416    10.032    tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X2Y28          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    41.510    eth_tx_clk
    SLICE_X2Y28          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.603    
                         clock uncertainty           -0.035    41.568    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.016    41.552    tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.552    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 31.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     0.587    eth_tx_clk
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl5_regs0[0]
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     0.855    eth_tx_clk
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.587    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.075     0.662    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     0.585    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.784    xilinxmultiregimpl5_regs0[5]
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     0.853    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.076     0.661    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     0.587    eth_tx_clk
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl5_regs0[6]
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     0.855    eth_tx_clk
    SLICE_X3Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.587    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.071     0.658    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     0.585    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.783    xilinxmultiregimpl5_regs0[4]
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     0.853    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.071     0.656    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     0.585    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.791    xilinxmultiregimpl5_regs0[3]
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     0.853    eth_tx_clk
    SLICE_X4Y27          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.075     0.660    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     0.591    eth_tx_clk
    SLICE_X3Y32          FDSE                                         r  crc32_inserter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.141     0.732 r  crc32_inserter_reg_reg[20]/Q
                         net (fo=2, routed)           0.103     0.835    p_35_in
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.045     0.880 r  crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.880    crc32_inserter_next_reg[28]
    SLICE_X2Y32          FDSE                                         r  crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     0.860    eth_tx_clk
    SLICE_X2Y32          FDSE                                         r  crc32_inserter_reg_reg[28]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X2Y32          FDSE (Hold_fdse_C_D)         0.121     0.725    crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     0.585    eth_tx_clk
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.804    xilinxmultiregimpl5_regs0[1]
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     0.853    eth_tx_clk
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.060     0.645    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     0.585    eth_tx_clk
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.804    xilinxmultiregimpl5_regs0[2]
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     0.853    eth_tx_clk
    SLICE_X2Y26          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.053     0.638    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     0.591    eth_tx_clk
    SLICE_X2Y32          FDSE                                         r  crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     0.755 r  crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.093     0.848    p_37_in
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.048     0.896 r  crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.896    crc32_inserter_next_reg[30]
    SLICE_X3Y32          FDSE                                         r  crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     0.860    eth_tx_clk
    SLICE_X3Y32          FDSE                                         r  crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X3Y32          FDSE (Hold_fdse_C_D)         0.107     0.711    crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     0.586    eth_tx_clk
    SLICE_X4Y29          FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.727 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.837    tx_gap_inserter_counter_reg__0[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.882    liteethmacgap_state_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     0.855    eth_tx_clk
    SLICE_X5Y29          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.256     0.599    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     0.691    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y32  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y32  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y29   liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y29   liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y32   liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y32   liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y27   xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y29   liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y29   liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32   liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32   liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26   xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26   xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26   xilinxmultiregimpl5_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26   xilinxmultiregimpl5_regs1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34   eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y33   eth_tx_data_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y32  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y32  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y32  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y32  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31   liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y29   liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y29   liteethmacgap_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.757ns (19.728%)  route 7.149ns (80.272%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          1.166    10.459    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.438    11.438    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[24]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X42Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.220    lm32_cpu/mc_arithmetic/b_reg[24]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.757ns (19.728%)  route 7.149ns (80.272%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          1.166    10.459    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.438    11.438    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[29]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X42Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.220    lm32_cpu/mc_arithmetic/b_reg[29]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.757ns (19.728%)  route 7.149ns (80.272%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          1.166    10.459    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.438    11.438    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[30]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X42Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.220    lm32_cpu/mc_arithmetic/b_reg[30]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.757ns (19.728%)  route 7.149ns (80.272%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          1.166    10.459    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.438    11.438    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[31]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X42Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.220    lm32_cpu/mc_arithmetic/b_reg[31]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.757ns (20.162%)  route 6.958ns (79.838%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          0.975    10.268    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[25]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.221    lm32_cpu/mc_arithmetic/b_reg[25]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.757ns (20.162%)  route 6.958ns (79.838%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          0.975    10.268    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[26]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.221    lm32_cpu/mc_arithmetic/b_reg[26]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.757ns (20.162%)  route 6.958ns (79.838%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          0.975    10.268    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[27]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.221    lm32_cpu/mc_arithmetic/b_reg[27]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/b_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.757ns (20.162%)  route 6.958ns (79.838%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.847     9.169    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  lm32_cpu/mc_arithmetic/b[31]_i_1/O
                         net (fo=32, routed)          0.975    10.268    lm32_cpu/mc_arithmetic/b
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X42Y20         FDRE                                         r  lm32_cpu/mc_arithmetic/b_reg[28]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.221    lm32_cpu/mc_arithmetic/b_reg[28]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 1.757ns (20.319%)  route 6.890ns (79.681%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.832     9.154    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X41Y8          LUT4 (Prop_lut4_I3_O)        0.124     9.278 r  lm32_cpu/mc_arithmetic/a[31]_i_1/O
                         net (fo=32, routed)          0.922    10.201    lm32_cpu/mc_arithmetic/a
    SLICE_X44Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X44Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[30]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.185    lm32_cpu/mc_arithmetic/a_reg[30]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 writer_fifo_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 1.757ns (20.319%)  route 6.890ns (79.681%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        1.553     1.553    sys_clk
    SLICE_X15Y26         FDRE                                         r  writer_fifo_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  writer_fifo_level_reg[1]/Q
                         net (fo=9, routed)           1.305     3.314    lm32_cpu/mc_arithmetic/writer_fifo_level_reg__0[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.124     3.438 f  lm32_cpu/mc_arithmetic/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.147     4.585    lm32_cpu/interrupt_unit/netsoc_lm32_interrupt[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.511     5.220    lm32_cpu/load_store_unit/ie_reg_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.344 r  lm32_cpu/load_store_unit/pc_m[31]_i_1/O
                         net (fo=161, routed)         0.736     6.080    lm32_cpu/load_store_unit/branch_flushX_m0
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.152     6.232 r  lm32_cpu/load_store_unit/pc_d[31]_i_8/O
                         net (fo=6, routed)           0.489     6.721    lm32_cpu/load_store_unit/FSM_sequential_state_reg[2]
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.321     7.042 r  lm32_cpu/load_store_unit/pc_d[31]_i_4/O
                         net (fo=35, routed)          0.948     7.990    lm32_cpu/instruction_unit/exception_m_reg
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.322 r  lm32_cpu/instruction_unit/pc_d[31]_i_2/O
                         net (fo=165, routed)         0.832     9.154    lm32_cpu/mc_arithmetic/i_stb_o2_out
    SLICE_X41Y8          LUT4 (Prop_lut4_I3_O)        0.124     9.278 r  lm32_cpu/mc_arithmetic/a[31]_i_1/O
                         net (fo=32, routed)          0.922    10.201    lm32_cpu/mc_arithmetic/a
    SLICE_X44Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4156, routed)        1.439    11.439    lm32_cpu/mc_arithmetic/clk100
    SLICE_X44Y21         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[31]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.185    lm32_cpu/mc_arithmetic/a_reg[31]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  0.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.562     0.562    sys_clk
    SLICE_X43Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.921    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y37         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.831     0.831    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y37         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_2_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.565     0.565    sys_clk
    SLICE_X47Y40         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.924    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.835     0.835    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.565     0.565    sys_clk
    SLICE_X47Y40         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.924    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4156, routed)        0.835     0.835    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  mem_grain3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  mem_grain3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y7   lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y5   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y5   storage_10_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y36         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X65Y36         FDPE (Setup_fdpe_C_D)       -0.005     3.737    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.671    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X12Y31         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     2.561    eth_rx_clk
    SLICE_X12Y31         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X12Y31         FDPE (Setup_fdpe_C_D)       -0.035     2.501    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.435    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X12Y32         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     2.562    eth_tx_clk
    SLICE_X12Y32         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.562    
                         clock uncertainty           -0.025     2.537    
    SLICE_X12Y32         FDPE (Setup_fdpe_C_D)       -0.035     2.502    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.502    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y37         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4156, routed)        0.594     2.594    sys_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.594    
                         clock uncertainty           -0.129     2.464    
    SLICE_X65Y37         FDPE (Setup_fdpe_C_D)       -0.005     2.459    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.459    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.393    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.050 (r) | FAST    |     2.341 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.166 (r) | SLOW    |    -0.258 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.753 (r) | SLOW    |    -0.500 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.283 (r) | SLOW    |    -0.295 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.459 (r) | SLOW    |    -0.339 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.948 (r) | SLOW    |    -0.567 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.446 (r) | SLOW    |    -0.800 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.582 (r) | SLOW    |    -0.437 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.145 (r) | SLOW    |    -1.134 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.706 (r) | SLOW    |    -0.160 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.383 (r) | SLOW    |    -1.679 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.258 (r) | SLOW    |    -1.649 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.126 (r) | SLOW    |    -1.620 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.637 (r) | SLOW    |    -1.760 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.186 (r) | SLOW    |    -1.478 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.840 (r) | SLOW    |    -1.300 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     4.781 (r) | SLOW    |    -1.361 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.959 (r) | SLOW    |    -1.408 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.284 (r) | SLOW    |      2.666 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.079 (r) | SLOW    |      2.585 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.301 (r) | SLOW    |      2.702 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.426 (r) | SLOW    |      2.742 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.312 (r) | SLOW    |      2.693 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.759 (r) | SLOW    |      1.658 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.926 (r) | SLOW    |      1.756 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.065 (r) | SLOW    |      1.810 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.597 (r) | SLOW    |      1.586 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.922 (r) | SLOW    |      1.741 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.068 (r) | SLOW    |      1.831 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.448 (r) | SLOW    |      1.525 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.610 (r) | SLOW    |      1.605 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.399 (r) | SLOW    |      1.559 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.713 (r) | SLOW    |      1.663 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.029 (r) | SLOW    |      1.820 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.402 (r) | SLOW    |      1.534 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.889 (r) | SLOW    |      1.754 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.560 (r) | SLOW    |      1.611 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.530 (r) | SLOW    |      1.610 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.700 (r) | SLOW    |      1.665 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.922 (r) | SLOW    |      1.732 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.228 (r) | SLOW    |      1.456 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.923 (r) | SLOW    |      1.739 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.229 (r) | SLOW    |      1.451 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.179 (r) | SLOW    |      3.015 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      8.979 (r) | SLOW    |      2.798 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.187 (r) | SLOW    |      3.148 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.107 (r) | SLOW    |      3.348 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.364 (r) | SLOW    |      2.942 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.808 (r) | SLOW    |      3.031 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.655 (r) | SLOW    |      2.784 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.611 (r) | SLOW    |      2.734 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.724 (r) | SLOW    |      3.286 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.722 (r) | SLOW    |      3.281 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.632 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.204 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.545 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.932 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.263 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.859 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.491 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.240 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.495 ns
Ideal Clock Offset to Actual Clock: -1.506 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.166 (r) | SLOW    | -0.258 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.753 (r) | SLOW    | -0.500 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.283 (r) | SLOW    | -0.295 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.459 (r) | SLOW    | -0.339 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.753 (r) | SLOW    | -0.258 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.669 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.759 (r) | SLOW    |   1.658 (r) | FAST    |    0.360 |
ddram_dq[1]        |   6.926 (r) | SLOW    |   1.756 (r) | FAST    |    0.526 |
ddram_dq[2]        |   7.065 (r) | SLOW    |   1.810 (r) | FAST    |    0.666 |
ddram_dq[3]        |   6.597 (r) | SLOW    |   1.586 (r) | FAST    |    0.198 |
ddram_dq[4]        |   6.922 (r) | SLOW    |   1.741 (r) | FAST    |    0.523 |
ddram_dq[5]        |   7.068 (r) | SLOW    |   1.831 (r) | FAST    |    0.669 |
ddram_dq[6]        |   6.448 (r) | SLOW    |   1.525 (r) | FAST    |    0.048 |
ddram_dq[7]        |   6.610 (r) | SLOW    |   1.605 (r) | FAST    |    0.211 |
ddram_dq[8]        |   6.399 (r) | SLOW    |   1.559 (r) | FAST    |    0.034 |
ddram_dq[9]        |   6.713 (r) | SLOW    |   1.663 (r) | FAST    |    0.313 |
ddram_dq[10]       |   7.029 (r) | SLOW    |   1.820 (r) | FAST    |    0.629 |
ddram_dq[11]       |   6.402 (r) | SLOW    |   1.534 (r) | FAST    |    0.009 |
ddram_dq[12]       |   6.889 (r) | SLOW    |   1.754 (r) | FAST    |    0.489 |
ddram_dq[13]       |   6.560 (r) | SLOW    |   1.611 (r) | FAST    |    0.160 |
ddram_dq[14]       |   6.530 (r) | SLOW    |   1.610 (r) | FAST    |    0.131 |
ddram_dq[15]       |   6.700 (r) | SLOW    |   1.665 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.068 (r) | SLOW    |   1.525 (r) | FAST    |    0.669 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.695 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.922 (r) | SLOW    |   1.732 (r) | FAST    |    0.694 |
ddram_dqs_n[1]     |   6.228 (r) | SLOW    |   1.456 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.923 (r) | SLOW    |   1.739 (r) | FAST    |    0.695 |
ddram_dqs_p[1]     |   6.229 (r) | SLOW    |   1.451 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.923 (r) | SLOW    |   1.451 (r) | FAST    |    0.695 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.348 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.284 (r) | SLOW    |   2.666 (r) | FAST    |    0.205 |
eth_tx_data[1]     |   8.079 (r) | SLOW    |   2.585 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.301 (r) | SLOW    |   2.702 (r) | FAST    |    0.222 |
eth_tx_data[3]     |   8.426 (r) | SLOW    |   2.742 (r) | FAST    |    0.348 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.426 (r) | SLOW    |   2.585 (r) | FAST    |    0.348 |
-------------------+-------------+---------+-------------+---------+----------+




