Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c7dce0500ac4e508405619b6b29ef06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 194. Module core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" Line 181. Module clk_gate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gate
Compiling module xil_defaultlib.core_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
