<profile>

<section name = "Vivado HLS Report for 'myFuncAccel'" level="0">
<item name = "Date">Mon Nov 18 09:35:47 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">algHLS</item>
<item name = "Solution">Optimization_1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16030, 16030, 16030, 16030, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sizeLoop">16028, 16028, 45, 16, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 189</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 414, 950</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 352</column>
<column name="Register">0, -, 934, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1">myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390</column>
<column name="myFuncAccel_fcmp_32ns_32ns_1_1_1_U3">myFuncAccel_fcmp_32ns_32ns_1_1_1, 0, 0, 66, 239</column>
<column name="myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2">myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_216_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage8_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_pp0_stage9_iter2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond2_fu_419_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_326_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_413_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_13_fu_320_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_18_fu_366_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_23_fu_407_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_8_fu_279_p2">and, 0, 0, 2, 1, 1</column>
<column name="notlhs1_fu_389_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs7_fu_302_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs9_fu_350_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs_fu_263_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs1_fu_356_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs2_fu_395_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs8_fu_308_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs_fu_269_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="tmp_fu_210_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="ap_block_pp0_stage0_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="tmp_11_fu_314_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_16_fu_362_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_21_fu_401_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_6_fu_275_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_119_p4">9, 2, 10, 20</column>
<column name="data2_address">15, 3, 32, 96</column>
<column name="data2_dataout">33, 6, 32, 192</column>
<column name="grp_fu_126_p0">44, 9, 32, 288</column>
<column name="grp_fu_126_p1">59, 14, 32, 448</column>
<column name="grp_fu_131_p0">27, 5, 32, 160</column>
<column name="grp_fu_131_p1">27, 5, 32, 160</column>
<column name="grp_fu_135_p0">27, 5, 32, 160</column>
<column name="i_reg_115">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="data1_addr_read_1_reg_454">32, 0, 32, 0</column>
<column name="data1_addr_read_2_reg_459">32, 0, 32, 0</column>
<column name="data1_addr_read_3_reg_464">32, 0, 32, 0</column>
<column name="data1_addr_read_reg_449">32, 0, 32, 0</column>
<column name="data2_addr_reg_438">10, 0, 32, 22</column>
<column name="i_1_reg_428">10, 0, 10, 0</column>
<column name="i_reg_115">10, 0, 10, 0</column>
<column name="notlhs9_reg_536">1, 0, 1, 0</column>
<column name="notlhs_reg_521">1, 0, 1, 0</column>
<column name="notrhs1_reg_541">1, 0, 1, 0</column>
<column name="notrhs_reg_526">1, 0, 1, 0</column>
<column name="or_cond2_reg_551">1, 0, 1, 0</column>
<column name="reg_140">32, 0, 32, 0</column>
<column name="reg_145">32, 0, 32, 0</column>
<column name="reg_150">32, 0, 32, 0</column>
<column name="reg_155">32, 0, 32, 0</column>
<column name="reg_160">32, 0, 32, 0</column>
<column name="reg_166">32, 0, 32, 0</column>
<column name="reg_172">32, 0, 32, 0</column>
<column name="reg_178">32, 0, 32, 0</column>
<column name="reg_183">32, 0, 32, 0</column>
<column name="reg_189">32, 0, 32, 0</column>
<column name="reg_196">32, 0, 32, 0</column>
<column name="reg_203">32, 0, 32, 0</column>
<column name="tempVal_1_0_3_reg_509">32, 0, 32, 0</column>
<column name="tmp1_reg_531">1, 0, 1, 0</column>
<column name="tmp_17_0_2_reg_469">32, 0, 32, 0</column>
<column name="tmp_17_0_3_reg_474">32, 0, 32, 0</column>
<column name="tmp_17_1_2_reg_479">32, 0, 32, 0</column>
<column name="tmp_17_1_3_reg_484">32, 0, 32, 0</column>
<column name="tmp_17_2_2_reg_489">32, 0, 32, 0</column>
<column name="tmp_17_2_3_reg_494">32, 0, 32, 0</column>
<column name="tmp_17_3_2_reg_499">32, 0, 32, 0</column>
<column name="tmp_17_3_3_reg_504">32, 0, 32, 0</column>
<column name="tmp_17_reg_546">1, 0, 1, 0</column>
<column name="tmp_1_reg_433">10, 0, 12, 2</column>
<column name="tmp_7_reg_516">1, 0, 1, 0</column>
<column name="tmp_reg_424">1, 0, 1, 0</column>
<column name="data2_addr_reg_438">64, 32, 32, 22</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myFuncAccel, return value</column>
<column name="size">in, 32, ap_none, size, scalar</column>
<column name="dim">in, 32, ap_none, dim, scalar</column>
<column name="threshold">in, 32, ap_none, threshold, scalar</column>
<column name="data0_req_din">out, 1, ap_bus, data0, pointer</column>
<column name="data0_req_full_n">in, 1, ap_bus, data0, pointer</column>
<column name="data0_req_write">out, 1, ap_bus, data0, pointer</column>
<column name="data0_rsp_empty_n">in, 1, ap_bus, data0, pointer</column>
<column name="data0_rsp_read">out, 1, ap_bus, data0, pointer</column>
<column name="data0_address">out, 32, ap_bus, data0, pointer</column>
<column name="data0_datain">in, 32, ap_bus, data0, pointer</column>
<column name="data0_dataout">out, 32, ap_bus, data0, pointer</column>
<column name="data0_size">out, 32, ap_bus, data0, pointer</column>
<column name="data1_req_din">out, 1, ap_bus, data1, pointer</column>
<column name="data1_req_full_n">in, 1, ap_bus, data1, pointer</column>
<column name="data1_req_write">out, 1, ap_bus, data1, pointer</column>
<column name="data1_rsp_empty_n">in, 1, ap_bus, data1, pointer</column>
<column name="data1_rsp_read">out, 1, ap_bus, data1, pointer</column>
<column name="data1_address">out, 32, ap_bus, data1, pointer</column>
<column name="data1_datain">in, 32, ap_bus, data1, pointer</column>
<column name="data1_dataout">out, 32, ap_bus, data1, pointer</column>
<column name="data1_size">out, 32, ap_bus, data1, pointer</column>
<column name="data2_req_din">out, 1, ap_bus, data2, pointer</column>
<column name="data2_req_full_n">in, 1, ap_bus, data2, pointer</column>
<column name="data2_req_write">out, 1, ap_bus, data2, pointer</column>
<column name="data2_rsp_empty_n">in, 1, ap_bus, data2, pointer</column>
<column name="data2_rsp_read">out, 1, ap_bus, data2, pointer</column>
<column name="data2_address">out, 32, ap_bus, data2, pointer</column>
<column name="data2_datain">in, 32, ap_bus, data2, pointer</column>
<column name="data2_dataout">out, 32, ap_bus, data2, pointer</column>
<column name="data2_size">out, 32, ap_bus, data2, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_4', ../myAccel.c:30">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'data1_addr', ../myAccel.c:45">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'data1_addr_req', ../myAccel.c:45">readreq, 8.75, 8.75, -, -, -, ap_bus, request, &apos;data1&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
