{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 17:48:40 2015 " "Info: Processing started: Tue May 12 17:48:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smajlik -c smajlik " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off smajlik -c smajlik" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smajlik.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smajlik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smajlik-Behavioral " "Info: Found design unit 1: smajlik-Behavioral" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 smajlik " "Info: Found entity 1: smajlik" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "smajlik " "Info: Elaborating entity \"smajlik\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd0 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd0\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd1 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd1\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd2 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd2\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd3 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd3\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd4 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd4\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd5 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd5\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd6 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd6\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd7 smajlik.vhd(69) " "Warning (10631): VHDL Process Statement warning at smajlik.vhd(69): inferring latch(es) for signal or variable \"rd7\", which holds its previous value in one or more paths through the process" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd7\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd7\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd6\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd6\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd5\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd5\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd4\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd4\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd3\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd2\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd2\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd1\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd1\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[0\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[0\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[1\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[1\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[2\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[2\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[3\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[3\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[4\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[4\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[5\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[5\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[6\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[6\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd0\[7\] smajlik.vhd(69) " "Info (10041): Inferred latch for \"rd0\[7\]\" at smajlik.vhd(69)" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Info: Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Info: Implemented 120 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:48:54 2015 " "Info: Processing ended: Tue May 12 17:48:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 17:48:58 2015 " "Info: Processing started: Tue May 12 17:48:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off smajlik -c smajlik " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off smajlik -c smajlik" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "smajlik EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"smajlik\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registr\[15\] " "Info: Destination node registr\[15\]" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registr\[15\]  " "Info: Automatically promoted node registr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registr\[15\]~43 " "Info: Destination node registr\[15\]~43" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Smajlici/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.003 ns register register " "Info: Estimated most critical path is register to register delay of 3.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registr\[0\] 1 REG LAB_X1_Y6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y6; Fanout = 3; REG Node = 'registr\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[0] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns registr\[1\]~16 2 COMB LAB_X1_Y6 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[1\]~16'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { registr[0] registr[1]~16 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns registr\[2\]~18 3 COMB LAB_X1_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[2\]~18'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[1]~16 registr[2]~18 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns registr\[3\]~20 4 COMB LAB_X1_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[3\]~20'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[2]~18 registr[3]~20 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns registr\[4\]~22 5 COMB LAB_X1_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[4\]~22'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[3]~20 registr[4]~22 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns registr\[5\]~24 6 COMB LAB_X1_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[5\]~24'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[4]~22 registr[5]~24 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns registr\[6\]~26 7 COMB LAB_X1_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[6\]~26'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[5]~24 registr[6]~26 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns registr\[7\]~28 8 COMB LAB_X1_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[7\]~28'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[6]~26 registr[7]~28 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns registr\[8\]~30 9 COMB LAB_X1_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[8\]~30'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[7]~28 registr[8]~30 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.959 ns registr\[9\]~32 10 COMB LAB_X1_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.959 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[9\]~32'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[8]~30 registr[9]~32 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.045 ns registr\[10\]~34 11 COMB LAB_X1_Y6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.045 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[10\]~34'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[9]~32 registr[10]~34 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.131 ns registr\[11\]~36 12 COMB LAB_X1_Y6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.131 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[11\]~36'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[10]~34 registr[11]~36 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.217 ns registr\[12\]~38 13 COMB LAB_X1_Y6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.217 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[12\]~38'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[11]~36 registr[12]~38 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.303 ns registr\[13\]~40 14 COMB LAB_X1_Y6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.303 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'registr\[13\]~40'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~38 registr[13]~40 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.389 ns registr\[14\]~42 15 COMB LAB_X1_Y6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.389 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'registr\[14\]~42'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[13]~40 registr[14]~42 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.895 ns registr\[15\]~43 16 COMB LAB_X1_Y6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 2.895 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'registr\[15\]~43'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { registr[14]~42 registr[15]~43 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.003 ns registr\[15\] 17 REG LAB_X1_Y6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.003 ns; Loc. = LAB_X1_Y6; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { registr[15]~43 registr[15] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 77.52 % ) " "Info: Total cell delay = 2.328 ns ( 77.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 22.48 % ) " "Info: Total interconnect delay = 0.675 ns ( 22.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { registr[0] registr[1]~16 registr[2]~18 registr[3]~20 registr[4]~22 registr[5]~24 registr[6]~26 registr[7]~28 registr[8]~30 registr[9]~32 registr[10]~34 registr[11]~36 registr[12]~38 registr[13]~40 registr[14]~42 registr[15]~43 registr[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad0 0 " "Info: Pin \"rad0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad1 0 " "Info: Pin \"rad1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad2 0 " "Info: Pin \"rad2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad3 0 " "Info: Pin \"rad3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad4 0 " "Info: Pin \"rad4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad5 0 " "Info: Pin \"rad5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad6 0 " "Info: Pin \"rad6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rad7 0 " "Info: Pin \"rad7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp0 0 " "Info: Pin \"slp0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp1 0 " "Info: Pin \"slp1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp2 0 " "Info: Pin \"slp2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp3 0 " "Info: Pin \"slp3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp4 0 " "Info: Pin \"slp4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp5 0 " "Info: Pin \"slp5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp6 0 " "Info: Pin \"slp6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slp7 0 " "Info: Pin \"slp7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:49:11 2015 " "Info: Processing ended: Tue May 12 17:49:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 17:49:16 2015 " "Info: Processing started: Tue May 12 17:49:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off smajlik -c smajlik " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off smajlik -c smajlik" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:49:19 2015 " "Info: Processing ended: Tue May 12 17:49:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 17:49:22 2015 " "Info: Processing started: Tue May 12 17:49:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off smajlik -c smajlik --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off smajlik -c smajlik --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[0\] " "Warning: Node \"rd5\[0\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd4\[0\] " "Warning: Node \"rd4\[0\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd3\[0\] " "Warning: Node \"rd3\[0\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd1\[1\] " "Warning: Node \"rd1\[1\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[1\] " "Warning: Node \"rd6\[1\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[1\] " "Warning: Node \"rd5\[1\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[2\] " "Warning: Node \"rd5\[2\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd7\[2\] " "Warning: Node \"rd7\[2\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[2\] " "Warning: Node \"rd6\[2\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd3\[2\] " "Warning: Node \"rd3\[2\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd2\[2\] " "Warning: Node \"rd2\[2\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[3\] " "Warning: Node \"rd6\[3\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd0\[3\] " "Warning: Node \"rd0\[3\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[3\] " "Warning: Node \"rd5\[3\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd4\[3\] " "Warning: Node \"rd4\[3\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd1\[4\] " "Warning: Node \"rd1\[4\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[4\] " "Warning: Node \"rd6\[4\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[4\] " "Warning: Node \"rd5\[4\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd4\[4\] " "Warning: Node \"rd4\[4\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd7\[4\] " "Warning: Node \"rd7\[4\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd1\[5\] " "Warning: Node \"rd1\[5\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[5\] " "Warning: Node \"rd6\[5\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[5\] " "Warning: Node \"rd5\[5\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd4\[5\] " "Warning: Node \"rd4\[5\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd7\[5\] " "Warning: Node \"rd7\[5\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd1\[6\] " "Warning: Node \"rd1\[6\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd3\[6\] " "Warning: Node \"rd3\[6\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd7\[6\] " "Warning: Node \"rd7\[6\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd2\[6\] " "Warning: Node \"rd2\[6\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd5\[7\] " "Warning: Node \"rd5\[7\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd6\[7\] " "Warning: Node \"rd6\[7\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd4\[7\] " "Warning: Node \"rd4\[7\]\" is a latch" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register registr\[0\] register registr\[15\] 256.15 MHz 3.904 ns Internal " "Info: Clock \"clk\" has Internal fmax of 256.15 MHz between source register \"registr\[0\]\" and destination register \"registr\[15\]\" (period= 3.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.207 ns + Longest register register " "Info: + Longest register to register delay is 3.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registr\[0\] 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'registr\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[0] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.621 ns) 1.371 ns registr\[1\]~16 2 COMB LCCOMB_X1_Y6_N2 2 " "Info: 2: + IC(0.750 ns) + CELL(0.621 ns) = 1.371 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'registr\[1\]~16'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { registr[0] registr[1]~16 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.457 ns registr\[2\]~18 3 COMB LCCOMB_X1_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.457 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 2; COMB Node = 'registr\[2\]~18'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[1]~16 registr[2]~18 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.543 ns registr\[3\]~20 4 COMB LCCOMB_X1_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.543 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'registr\[3\]~20'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[2]~18 registr[3]~20 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.629 ns registr\[4\]~22 5 COMB LCCOMB_X1_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.629 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'registr\[4\]~22'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[3]~20 registr[4]~22 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.715 ns registr\[5\]~24 6 COMB LCCOMB_X1_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.715 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'registr\[5\]~24'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[4]~22 registr[5]~24 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.801 ns registr\[6\]~26 7 COMB LCCOMB_X1_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.801 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'registr\[6\]~26'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[5]~24 registr[6]~26 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.991 ns registr\[7\]~28 8 COMB LCCOMB_X1_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.991 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'registr\[7\]~28'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { registr[6]~26 registr[7]~28 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.077 ns registr\[8\]~30 9 COMB LCCOMB_X1_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.077 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'registr\[8\]~30'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[7]~28 registr[8]~30 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.163 ns registr\[9\]~32 10 COMB LCCOMB_X1_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.163 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'registr\[9\]~32'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[8]~30 registr[9]~32 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.249 ns registr\[10\]~34 11 COMB LCCOMB_X1_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.249 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'registr\[10\]~34'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[9]~32 registr[10]~34 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.335 ns registr\[11\]~36 12 COMB LCCOMB_X1_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.335 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'registr\[11\]~36'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[10]~34 registr[11]~36 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.421 ns registr\[12\]~38 13 COMB LCCOMB_X1_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.421 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'registr\[12\]~38'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[11]~36 registr[12]~38 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.507 ns registr\[13\]~40 14 COMB LCCOMB_X1_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.507 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'registr\[13\]~40'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~38 registr[13]~40 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.593 ns registr\[14\]~42 15 COMB LCCOMB_X1_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.593 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'registr\[14\]~42'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[13]~40 registr[14]~42 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.099 ns registr\[15\]~43 16 COMB LCCOMB_X1_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.099 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'registr\[15\]~43'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { registr[14]~42 registr[15]~43 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.207 ns registr\[15\] 17 REG LCFF_X1_Y6_N31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.207 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { registr[15]~43 registr[15] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 76.61 % ) " "Info: Total cell delay = 2.457 ns ( 76.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 23.39 % ) " "Info: Total interconnect delay = 0.750 ns ( 23.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { registr[0] registr[1]~16 registr[2]~18 registr[3]~20 registr[4]~22 registr[5]~24 registr[6]~26 registr[7]~28 registr[8]~30 registr[9]~32 registr[10]~34 registr[11]~36 registr[12]~38 registr[13]~40 registr[14]~42 registr[15]~43 registr[15] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { registr[0] {} registr[1]~16 {} registr[2]~18 {} registr[3]~20 {} registr[4]~22 {} registr[5]~24 {} registr[6]~26 {} registr[7]~28 {} registr[8]~30 {} registr[9]~32 {} registr[10]~34 {} registr[11]~36 {} registr[12]~38 {} registr[13]~40 {} registr[14]~42 {} registr[15]~43 {} registr[15] {} } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.433 ns - Smallest " "Info: - Smallest clock skew is -0.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.288 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.666 ns) 2.288 ns registr\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.288 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { clk registr[15] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.19 % ) " "Info: Total cell delay = 1.766 ns ( 77.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.522 ns ( 22.81 % ) " "Info: Total interconnect delay = 0.522 ns ( 22.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk registr[15] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} registr[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns registr\[0\] 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'registr\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl registr[0] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl registr[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} registr[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk registr[15] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} registr[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl registr[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} registr[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { registr[0] registr[1]~16 registr[2]~18 registr[3]~20 registr[4]~22 registr[5]~24 registr[6]~26 registr[7]~28 registr[8]~30 registr[9]~32 registr[10]~34 registr[11]~36 registr[12]~38 registr[13]~40 registr[14]~42 registr[15]~43 registr[15] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { registr[0] {} registr[1]~16 {} registr[2]~18 {} registr[3]~20 {} registr[4]~22 {} registr[5]~24 {} registr[6]~26 {} registr[7]~28 {} registr[8]~30 {} registr[9]~32 {} registr[10]~34 {} registr[11]~36 {} registr[12]~38 {} registr[13]~40 {} registr[14]~42 {} registr[15]~43 {} registr[15] {} } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk registr[15] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} registr[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl registr[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} registr[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rad4 regs\[3\] 17.834 ns register " "Info: tco from clock \"clk\" to destination pin \"rad4\" through register \"regs\[3\]\" is 17.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.933 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns registr\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk registr[15] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 3.418 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 3.418 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 4.933 ns regs\[3\] 4 REG LCFF_X18_Y11_N21 15 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X18_Y11_N21; Fanout = 15; REG Node = 'regs\[3\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { registr[15]~clkctrl regs[3] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.46 % ) " "Info: Total cell delay = 2.736 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 44.54 % ) " "Info: Total interconnect delay = 2.197 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { clk registr[15] registr[15]~clkctrl regs[3] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[3] {} } { 0.000ns 0.000ns 0.522ns 0.826ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.597 ns + Longest register pin " "Info: + Longest register to pin delay is 12.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs\[3\] 1 REG LCFF_X18_Y11_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N21; Fanout = 15; REG Node = 'regs\[3\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[3] } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.529 ns) 2.400 ns Mux3~0 2 COMB LCCOMB_X18_Y10_N2 3 " "Info: 2: + IC(1.871 ns) + CELL(0.529 ns) = 2.400 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 3; COMB Node = 'Mux3~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { regs[3] Mux3~0 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.206 ns) 3.620 ns Mux3~6 3 COMB LCCOMB_X19_Y10_N12 1 " "Info: 3: + IC(1.014 ns) + CELL(0.206 ns) = 3.620 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'Mux3~6'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Mux3~0 Mux3~6 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.650 ns) 5.716 ns Mux3~8 4 COMB LCCOMB_X18_Y13_N30 1 " "Info: 4: + IC(1.446 ns) + CELL(0.650 ns) = 5.716 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 1; COMB Node = 'Mux3~8'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { Mux3~6 Mux3~8 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.651 ns) 6.995 ns Mux3~9 5 COMB LCCOMB_X18_Y13_N8 1 " "Info: 5: + IC(0.628 ns) + CELL(0.651 ns) = 6.995 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 1; COMB Node = 'Mux3~9'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Mux3~8 Mux3~9 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.624 ns) 7.975 ns Mux3~10 6 COMB LCCOMB_X18_Y13_N10 1 " "Info: 6: + IC(0.356 ns) + CELL(0.624 ns) = 7.975 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'Mux3~10'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Mux3~9 Mux3~10 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(3.226 ns) 12.597 ns rad4 7 PIN PIN_129 0 " "Info: 7: + IC(1.396 ns) + CELL(3.226 ns) = 12.597 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'rad4'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { Mux3~10 rad4 } "NODE_NAME" } } { "smajlik.vhd" "" { Text "Z:/CST - Smajlici/smajlik.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.886 ns ( 46.73 % ) " "Info: Total cell delay = 5.886 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.711 ns ( 53.27 % ) " "Info: Total interconnect delay = 6.711 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.597 ns" { regs[3] Mux3~0 Mux3~6 Mux3~8 Mux3~9 Mux3~10 rad4 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "12.597 ns" { regs[3] {} Mux3~0 {} Mux3~6 {} Mux3~8 {} Mux3~9 {} Mux3~10 {} rad4 {} } { 0.000ns 1.871ns 1.014ns 1.446ns 0.628ns 0.356ns 1.396ns } { 0.000ns 0.529ns 0.206ns 0.650ns 0.651ns 0.624ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { clk registr[15] registr[15]~clkctrl regs[3] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[3] {} } { 0.000ns 0.000ns 0.522ns 0.826ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.597 ns" { regs[3] Mux3~0 Mux3~6 Mux3~8 Mux3~9 Mux3~10 rad4 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "12.597 ns" { regs[3] {} Mux3~0 {} Mux3~6 {} Mux3~8 {} Mux3~9 {} Mux3~10 {} rad4 {} } { 0.000ns 1.871ns 1.014ns 1.446ns 0.628ns 0.356ns 1.396ns } { 0.000ns 0.529ns 0.206ns 0.650ns 0.651ns 0.624ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:49:24 2015 " "Info: Processing ended: Tue May 12 17:49:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
