Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/xilinx/lab101/mac_tb_isim_beh.exe -prj D:/xilinx/lab101/mac_tb_beh.prj work.mac_tb work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xilinx/lab101/FA.v" into library work
Analyzing Verilog file "D:/xilinx/lab101/RCA.v" into library work
Analyzing Verilog file "D:/xilinx/lab101/mac.v" into library work
Analyzing Verilog file "D:/xilinx/lab101/mac_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FA
Compiling module RCA
Compiling module mac
Compiling module mac_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/xilinx/lab101/mac_tb_isim_beh.exe
Fuse Memory Usage: 28116 KB
Fuse CPU Usage: 499 ms
