

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Fri Feb  7 13:11:38 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F1719
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 07/09/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F1719 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0008                     bsr             equ	8
    46     0005                     fsr0h           equ	5
    47     0004                     fsr0l           equ	4
    48     0007                     fsr1h           equ	7
    49     0006                     fsr1l           equ	6
    50     0000                     indf            equ	0
    51     0000                     indf0           equ	0
    52     0001                     indf1           equ	1
    53     000B                     intcon          equ	11
    54     0002                     pc              equ	2
    55     0002                     pcl             equ	2
    56     000A                     pclath          equ	10
    57     0003                     status          equ	3
    58     0009                     wreg            equ	9
    59     0000                     INDF0           equ	0	;# 
    60     0001                     INDF1           equ	1	;# 
    61     0002                     PCL             equ	2	;# 
    62     0003                     STATUS          equ	3	;# 
    63     0004                     FSR0L           equ	4	;# 
    64     0005                     FSR0H           equ	5	;# 
    65     0006                     FSR1L           equ	6	;# 
    66     0007                     FSR1H           equ	7	;# 
    67     0008                     BSR             equ	8	;# 
    68     0009                     WREG            equ	9	;# 
    69     000A                     PCLATH          equ	10	;# 
    70     000B                     INTCON          equ	11	;# 
    71     000C                     PORTA           equ	12	;# 
    72     000D                     PORTB           equ	13	;# 
    73     000E                     PORTC           equ	14	;# 
    74     000F                     PORTD           equ	15	;# 
    75     0010                     PORTE           equ	16	;# 
    76     0011                     PIR1            equ	17	;# 
    77     0012                     PIR2            equ	18	;# 
    78     0013                     PIR3            equ	19	;# 
    79     0015                     TMR0            equ	21	;# 
    80     0016                     TMR1            equ	22	;# 
    81     0016                     TMR1L           equ	22	;# 
    82     0017                     TMR1H           equ	23	;# 
    83     0018                     T1CON           equ	24	;# 
    84     0019                     T1GCON          equ	25	;# 
    85     001A                     TMR2            equ	26	;# 
    86     001B                     PR2             equ	27	;# 
    87     001C                     T2CON           equ	28	;# 
    88     008C                     TRISA           equ	140	;# 
    89     008D                     TRISB           equ	141	;# 
    90     008E                     TRISC           equ	142	;# 
    91     008F                     TRISD           equ	143	;# 
    92     0090                     TRISE           equ	144	;# 
    93     0091                     PIE1            equ	145	;# 
    94     0092                     PIE2            equ	146	;# 
    95     0093                     PIE3            equ	147	;# 
    96     0095                     OPTION_REG      equ	149	;# 
    97     0096                     PCON            equ	150	;# 
    98     0097                     WDTCON          equ	151	;# 
    99     0098                     OSCTUNE         equ	152	;# 
   100     0099                     OSCCON          equ	153	;# 
   101     009A                     OSCSTAT         equ	154	;# 
   102     009B                     ADRES           equ	155	;# 
   103     009B                     ADRESL          equ	155	;# 
   104     009C                     ADRESH          equ	156	;# 
   105     009D                     ADCON0          equ	157	;# 
   106     009E                     ADCON1          equ	158	;# 
   107     009F                     ADCON2          equ	159	;# 
   108     010C                     LATA            equ	268	;# 
   109     010D                     LATB            equ	269	;# 
   110     010E                     LATC            equ	270	;# 
   111     010F                     LATD            equ	271	;# 
   112     0110                     LATE            equ	272	;# 
   113     0111                     CM1CON0         equ	273	;# 
   114     0112                     CM1CON1         equ	274	;# 
   115     0113                     CM2CON0         equ	275	;# 
   116     0114                     CM2CON1         equ	276	;# 
   117     0115                     CMOUT           equ	277	;# 
   118     0116                     BORCON          equ	278	;# 
   119     0117                     FVRCON          equ	279	;# 
   120     0118                     DAC1CON0        equ	280	;# 
   121     0119                     DAC1CON1        equ	281	;# 
   122     011A                     DAC2CON0        equ	282	;# 
   123     011B                     DAC2REF         equ	283	;# 
   124     011B                     DAC2CON1        equ	283	;# 
   125     011C                     ZCD1CON         equ	284	;# 
   126     018C                     ANSELA          equ	396	;# 
   127     018D                     ANSELB          equ	397	;# 
   128     018E                     ANSELC          equ	398	;# 
   129     018F                     ANSELD          equ	399	;# 
   130     0190                     ANSELE          equ	400	;# 
   131     0191                     PMADR           equ	401	;# 
   132     0191                     PMADRL          equ	401	;# 
   133     0192                     PMADRH          equ	402	;# 
   134     0193                     PMDAT           equ	403	;# 
   135     0193                     PMDATL          equ	403	;# 
   136     0194                     PMDATH          equ	404	;# 
   137     0195                     PMCON1          equ	405	;# 
   138     0196                     PMCON2          equ	406	;# 
   139     0197                     VREGCON         equ	407	;# 
   140     0199                     RC1REG          equ	409	;# 
   141     0199                     RCREG           equ	409	;# 
   142     0199                     RCREG1          equ	409	;# 
   143     019A                     TX1REG          equ	410	;# 
   144     019A                     TXREG1          equ	410	;# 
   145     019A                     TXREG           equ	410	;# 
   146     019B                     SP1BRG          equ	411	;# 
   147     019B                     SPBRG           equ	411	;# 
   148     019B                     SP1BRGL         equ	411	;# 
   149     019B                     SPBRG1          equ	411	;# 
   150     019B                     SPBRGL          equ	411	;# 
   151     019C                     SP1BRGH         equ	412	;# 
   152     019C                     SPBRGH          equ	412	;# 
   153     019C                     SPBRGH1         equ	412	;# 
   154     019D                     RC1STA          equ	413	;# 
   155     019D                     RCSTA1          equ	413	;# 
   156     019D                     RCSTA           equ	413	;# 
   157     019E                     TX1STA          equ	414	;# 
   158     019E                     TXSTA1          equ	414	;# 
   159     019E                     TXSTA           equ	414	;# 
   160     019F                     BAUD1CON        equ	415	;# 
   161     019F                     BAUDCON1        equ	415	;# 
   162     019F                     BAUDCTL1        equ	415	;# 
   163     019F                     BAUDCON         equ	415	;# 
   164     019F                     BAUDCTL         equ	415	;# 
   165     020C                     WPUA            equ	524	;# 
   166     020D                     WPUB            equ	525	;# 
   167     020E                     WPUC            equ	526	;# 
   168     020F                     WPUD            equ	527	;# 
   169     0210                     WPUE            equ	528	;# 
   170     0211                     SSP1BUF         equ	529	;# 
   171     0211                     SSPBUF          equ	529	;# 
   172     0212                     SSP1ADD         equ	530	;# 
   173     0212                     SSPADD          equ	530	;# 
   174     0213                     SSP1MSK         equ	531	;# 
   175     0213                     SSPMSK          equ	531	;# 
   176     0214                     SSP1STAT        equ	532	;# 
   177     0214                     SSPSTAT         equ	532	;# 
   178     0215                     SSP1CON1        equ	533	;# 
   179     0215                     SSPCON          equ	533	;# 
   180     0215                     SSPCON1         equ	533	;# 
   181     0215                     SSP1CON         equ	533	;# 
   182     0216                     SSP1CON2        equ	534	;# 
   183     0216                     SSPCON2         equ	534	;# 
   184     0217                     SSP1CON3        equ	535	;# 
   185     0217                     SSPCON3         equ	535	;# 
   186     028C                     ODCONA          equ	652	;# 
   187     028D                     ODCONB          equ	653	;# 
   188     028E                     ODCONC          equ	654	;# 
   189     028F                     ODCOND          equ	655	;# 
   190     0290                     ODCONE          equ	656	;# 
   191     0291                     CCPR1           equ	657	;# 
   192     0291                     CCPR1L          equ	657	;# 
   193     0292                     CCPR1H          equ	658	;# 
   194     0293                     CCP1CON         equ	659	;# 
   195     0293                     ECCP1CON        equ	659	;# 
   196     0298                     CCPR2           equ	664	;# 
   197     0298                     CCPR2L          equ	664	;# 
   198     0299                     CCPR2H          equ	665	;# 
   199     029A                     CCP2CON         equ	666	;# 
   200     029A                     ECCP2CON        equ	666	;# 
   201     029E                     CCPTMRS         equ	670	;# 
   202     030C                     SLRCONA         equ	780	;# 
   203     030D                     SLRCONB         equ	781	;# 
   204     030E                     SLRCONC         equ	782	;# 
   205     030F                     SLRCOND         equ	783	;# 
   206     0310                     SLRCONE         equ	784	;# 
   207     038C                     INLVLA          equ	908	;# 
   208     038D                     INLVLB          equ	909	;# 
   209     038E                     INLVLC          equ	910	;# 
   210     038F                     INLVLD          equ	911	;# 
   211     0390                     INLVLE          equ	912	;# 
   212     0391                     IOCAP           equ	913	;# 
   213     0392                     IOCAN           equ	914	;# 
   214     0393                     IOCAF           equ	915	;# 
   215     0394                     IOCBP           equ	916	;# 
   216     0395                     IOCBN           equ	917	;# 
   217     0396                     IOCBF           equ	918	;# 
   218     0397                     IOCCP           equ	919	;# 
   219     0398                     IOCCN           equ	920	;# 
   220     0399                     IOCCF           equ	921	;# 
   221     039D                     IOCEP           equ	925	;# 
   222     039E                     IOCEN           equ	926	;# 
   223     039F                     IOCEF           equ	927	;# 
   224     0415                     TMR4            equ	1045	;# 
   225     0416                     PR4             equ	1046	;# 
   226     0417                     T4CON           equ	1047	;# 
   227     041C                     TMR6            equ	1052	;# 
   228     041D                     PR6             equ	1053	;# 
   229     041E                     T6CON           equ	1054	;# 
   230     0498                     NCO1ACC         equ	1176	;# 
   231     0498                     NCO1ACCL        equ	1176	;# 
   232     0499                     NCO1ACCH        equ	1177	;# 
   233     049A                     NCO1ACCU        equ	1178	;# 
   234     049B                     NCO1INC         equ	1179	;# 
   235     049B                     NCO1INCL        equ	1179	;# 
   236     049C                     NCO1INCH        equ	1180	;# 
   237     049D                     NCO1INCU        equ	1181	;# 
   238     049E                     NCO1CON         equ	1182	;# 
   239     049F                     NCO1CLK         equ	1183	;# 
   240     0511                     OPA1CON         equ	1297	;# 
   241     0515                     OPA2CON         equ	1301	;# 
   242     0617                     PWM3DCL         equ	1559	;# 
   243     0618                     PWM3DCH         equ	1560	;# 
   244     0619                     PWM3CON         equ	1561	;# 
   245     0619                     PWM3CON0        equ	1561	;# 
   246     061A                     PWM4DCL         equ	1562	;# 
   247     061B                     PWM4DCH         equ	1563	;# 
   248     061C                     PWM4CON         equ	1564	;# 
   249     061C                     PWM4CON0        equ	1564	;# 
   250     0691                     COG1PHR         equ	1681	;# 
   251     0692                     COG1PHF         equ	1682	;# 
   252     0693                     COG1BLKR        equ	1683	;# 
   253     0694                     COG1BLKF        equ	1684	;# 
   254     0695                     COG1DBR         equ	1685	;# 
   255     0696                     COG1DBF         equ	1686	;# 
   256     0697                     COG1CON0        equ	1687	;# 
   257     0698                     COG1CON1        equ	1688	;# 
   258     0699                     COG1RIS         equ	1689	;# 
   259     069A                     COG1RSIM        equ	1690	;# 
   260     069B                     COG1FIS         equ	1691	;# 
   261     069C                     COG1FSIM        equ	1692	;# 
   262     069D                     COG1ASD0        equ	1693	;# 
   263     069E                     COG1ASD1        equ	1694	;# 
   264     069F                     COG1STR         equ	1695	;# 
   265     0E0F                     PPSLOCK         equ	3599	;# 
   266     0E10                     INTPPS          equ	3600	;# 
   267     0E11                     T0CKIPPS        equ	3601	;# 
   268     0E12                     T1CKIPPS        equ	3602	;# 
   269     0E13                     T1GPPS          equ	3603	;# 
   270     0E14                     CCP1PPS         equ	3604	;# 
   271     0E15                     CCP2PPS         equ	3605	;# 
   272     0E17                     COGINPPS        equ	3607	;# 
   273     0E20                     SSPCLKPPS       equ	3616	;# 
   274     0E21                     SSPDATPPS       equ	3617	;# 
   275     0E22                     SSPSSPPS        equ	3618	;# 
   276     0E24                     RXPPS           equ	3620	;# 
   277     0E25                     CKPPS           equ	3621	;# 
   278     0E28                     CLCIN0PPS       equ	3624	;# 
   279     0E29                     CLCIN1PPS       equ	3625	;# 
   280     0E2A                     CLCIN2PPS       equ	3626	;# 
   281     0E2B                     CLCIN3PPS       equ	3627	;# 
   282     0E90                     RA0PPS          equ	3728	;# 
   283     0E91                     RA1PPS          equ	3729	;# 
   284     0E92                     RA2PPS          equ	3730	;# 
   285     0E93                     RA3PPS          equ	3731	;# 
   286     0E94                     RA4PPS          equ	3732	;# 
   287     0E95                     RA5PPS          equ	3733	;# 
   288     0E96                     RA6PPS          equ	3734	;# 
   289     0E97                     RA7PPS          equ	3735	;# 
   290     0E98                     RB0PPS          equ	3736	;# 
   291     0E99                     RB1PPS          equ	3737	;# 
   292     0E9A                     RB2PPS          equ	3738	;# 
   293     0E9B                     RB3PPS          equ	3739	;# 
   294     0E9C                     RB4PPS          equ	3740	;# 
   295     0E9D                     RB5PPS          equ	3741	;# 
   296     0E9E                     RB6PPS          equ	3742	;# 
   297     0E9F                     RB7PPS          equ	3743	;# 
   298     0EA0                     RC0PPS          equ	3744	;# 
   299     0EA1                     RC1PPS          equ	3745	;# 
   300     0EA2                     RC2PPS          equ	3746	;# 
   301     0EA3                     RC3PPS          equ	3747	;# 
   302     0EA4                     RC4PPS          equ	3748	;# 
   303     0EA5                     RC5PPS          equ	3749	;# 
   304     0EA6                     RC6PPS          equ	3750	;# 
   305     0EA7                     RC7PPS          equ	3751	;# 
   306     0EA8                     RD0PPS          equ	3752	;# 
   307     0EA9                     RD1PPS          equ	3753	;# 
   308     0EAA                     RD2PPS          equ	3754	;# 
   309     0EAB                     RD3PPS          equ	3755	;# 
   310     0EAC                     RD4PPS          equ	3756	;# 
   311     0EAD                     RD5PPS          equ	3757	;# 
   312     0EAE                     RD6PPS          equ	3758	;# 
   313     0EAF                     RD7PPS          equ	3759	;# 
   314     0EB0                     RE0PPS          equ	3760	;# 
   315     0EB1                     RE1PPS          equ	3761	;# 
   316     0EB2                     RE2PPS          equ	3762	;# 
   317     0F0F                     CLCDATA         equ	3855	;# 
   318     0F10                     CLC1CON         equ	3856	;# 
   319     0F11                     CLC1POL         equ	3857	;# 
   320     0F12                     CLC1SEL0        equ	3858	;# 
   321     0F13                     CLC1SEL1        equ	3859	;# 
   322     0F14                     CLC1SEL2        equ	3860	;# 
   323     0F15                     CLC1SEL3        equ	3861	;# 
   324     0F16                     CLC1GLS0        equ	3862	;# 
   325     0F17                     CLC1GLS1        equ	3863	;# 
   326     0F18                     CLC1GLS2        equ	3864	;# 
   327     0F19                     CLC1GLS3        equ	3865	;# 
   328     0F1A                     CLC2CON         equ	3866	;# 
   329     0F1B                     CLC2POL         equ	3867	;# 
   330     0F1C                     CLC2SEL0        equ	3868	;# 
   331     0F1D                     CLC2SEL1        equ	3869	;# 
   332     0F1E                     CLC2SEL2        equ	3870	;# 
   333     0F1F                     CLC2SEL3        equ	3871	;# 
   334     0F20                     CLC2GLS0        equ	3872	;# 
   335     0F21                     CLC2GLS1        equ	3873	;# 
   336     0F22                     CLC2GLS2        equ	3874	;# 
   337     0F23                     CLC2GLS3        equ	3875	;# 
   338     0F24                     CLC3CON         equ	3876	;# 
   339     0F25                     CLC3POL         equ	3877	;# 
   340     0F26                     CLC3SEL0        equ	3878	;# 
   341     0F27                     CLC3SEL1        equ	3879	;# 
   342     0F28                     CLC3SEL2        equ	3880	;# 
   343     0F29                     CLC3SEL3        equ	3881	;# 
   344     0F2A                     CLC3GLS0        equ	3882	;# 
   345     0F2B                     CLC3GLS1        equ	3883	;# 
   346     0F2C                     CLC3GLS2        equ	3884	;# 
   347     0F2D                     CLC3GLS3        equ	3885	;# 
   348     0F2E                     CLC4CON         equ	3886	;# 
   349     0F2F                     CLC4POL         equ	3887	;# 
   350     0F30                     CLC4SEL0        equ	3888	;# 
   351     0F31                     CLC4SEL1        equ	3889	;# 
   352     0F32                     CLC4SEL2        equ	3890	;# 
   353     0F33                     CLC4SEL3        equ	3891	;# 
   354     0F34                     CLC4GLS0        equ	3892	;# 
   355     0F35                     CLC4GLS1        equ	3893	;# 
   356     0F36                     CLC4GLS2        equ	3894	;# 
   357     0F37                     CLC4GLS3        equ	3895	;# 
   358     0FE4                     STATUS_SHAD     equ	4068	;# 
   359     0FE5                     WREG_SHAD       equ	4069	;# 
   360     0FE6                     BSR_SHAD        equ	4070	;# 
   361     0FE7                     PCLATH_SHAD     equ	4071	;# 
   362     0FE8                     FSR0L_SHAD      equ	4072	;# 
   363     0FE9                     FSR0H_SHAD      equ	4073	;# 
   364     0FEA                     FSR1L_SHAD      equ	4074	;# 
   365     0FEB                     FSR1H_SHAD      equ	4075	;# 
   366     0FED                     STKPTR          equ	4077	;# 
   367     0FEE                     TOSL            equ	4078	;# 
   368     0FEF                     TOSH            equ	4079	;# 
   369     000B                     _INTCONbits     set	11
   370     001A                     _TMR2           set	26
   371     001B                     _PR2            set	27
   372     001C                     _T2CON          set	28
   373     0011                     _PIR1bits       set	17
   374     0091                     _PIE1bits       set	145
   375     008D                     _TRISBbits      set	141
   376     008F                     _TRISDbits      set	143
   377     010D                     _LATB           set	269
   378     010F                     _LATD           set	271
   379     010F                     _LATDbits       set	271
   380     010D                     _LATBbits       set	269
   381                           
   382                           	psect	cinit
   383     07FD                     start_initialization:	
   384                           ; #config settings
   385                           
   386     07FD                     __initialization:
   387     07FD                     end_of_initialization:	
   388                           ;End of C runtime variable initialization code
   389                           
   390     07FD                     __end_of__initialization:
   391     07FD  0020               	movlb	0
   392     07FE  3187  2F86         	ljmp	_main	;jump to C main() function
   393                           
   394                           	psect	cstackCOMMON
   395     0070                     __pcstackCOMMON:
   396     0070                     ?_delay_interrupt:
   397     0070                     ?_main:	
   398                           ; 1 bytes @ 0x0
   399                           
   400     0070                     delay_interrupt@times:	
   401                           ; 1 bytes @ 0x0
   402                           
   403                           
   404                           ; 2 bytes @ 0x0
   405     0070                     	ds	2
   406     0072                     ??_delay_interrupt:
   407                           
   408                           ; 1 bytes @ 0x2
   409     0072                     	ds	1
   410     0073                     delay_interrupt@i:
   411                           
   412                           ; 2 bytes @ 0x3
   413     0073                     	ds	2
   414     0075                     ??_main:
   415                           
   416                           	psect	maintext
   417     0786                     __pmaintext:	
   418                           ; 1 bytes @ 0x5
   419 ;;
   420 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   421 ;;
   422 ;; *************** function _main *****************
   423 ;; Defined at:
   424 ;;		line 12 in file "main.c"
   425 ;; Parameters:    Size  Location     Type
   426 ;;		None
   427 ;; Auto vars:     Size  Location     Type
   428 ;;		None
   429 ;; Return value:  Size  Location     Type
   430 ;;                  1    wreg      void 
   431 ;; Registers used:
   432 ;;		wreg, status,2, status,0, pclath, cstack
   433 ;; Tracked objects:
   434 ;;		On entry : B1F/0
   435 ;;		On exit  : 0/0
   436 ;;		Unchanged: 0/0
   437 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   438 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   439 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   440 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   441 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   442 ;;Total ram usage:        0 bytes
   443 ;; Hardware stack levels required when called: 1
   444 ;; This function calls:
   445 ;;		_delay_interrupt
   446 ;; This function is called by:
   447 ;;		Startup code after reset
   448 ;; This function uses a non-reentrant model
   449 ;;
   450                           
   451     0786                     _main:	
   452                           ;psect for function _main
   453                           
   454     0786                     l623:	
   455                           ;incstack = 0
   456                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   457                           
   458                           
   459                           ;main.c: 15:     TRISDbits.TRISD0 = 0;
   460     0786  0021               	movlb	1	; select bank1
   461     0787  100F               	bcf	15,0	;volatile
   462                           
   463                           ;main.c: 16:     TRISDbits.TRISD1 = 0;
   464     0788  108F               	bcf	15,1	;volatile
   465                           
   466                           ;main.c: 17:     TRISDbits.TRISD2 = 0;
   467     0789  110F               	bcf	15,2	;volatile
   468                           
   469                           ;main.c: 18:     TRISDbits.TRISD3 = 0;
   470     078A  118F               	bcf	15,3	;volatile
   471                           
   472                           ;main.c: 19:     TRISBbits.TRISB0 = 0;
   473     078B  100D               	bcf	13,0	;volatile
   474                           
   475                           ;main.c: 20:     TRISBbits.TRISB1 = 0;
   476     078C  108D               	bcf	13,1	;volatile
   477                           
   478                           ;main.c: 21:     TRISBbits.TRISB2 = 0;
   479     078D  110D               	bcf	13,2	;volatile
   480                           
   481                           ;main.c: 22:     TRISBbits.TRISB3 = 0;
   482     078E  118D               	bcf	13,3	;volatile
   483                           
   484                           ;main.c: 23:     LATBbits.LATB0 = 0;
   485     078F  0022               	movlb	2	; select bank2
   486     0790  100D               	bcf	13,0	;volatile
   487                           
   488                           ;main.c: 24:     LATBbits.LATB1 = 0;
   489     0791  108D               	bcf	13,1	;volatile
   490                           
   491                           ;main.c: 25:     LATBbits.LATB2 = 0;
   492     0792  110D               	bcf	13,2	;volatile
   493                           
   494                           ;main.c: 26:     LATBbits.LATB3 = 0;
   495     0793  118D               	bcf	13,3	;volatile
   496                           
   497                           ;main.c: 27:     LATDbits.LATD0 = 0;
   498     0794  100F               	bcf	15,0	;volatile
   499                           
   500                           ;main.c: 28:     LATDbits.LATD1 = 0;
   501     0795  108F               	bcf	15,1	;volatile
   502                           
   503                           ;main.c: 29:     LATDbits.LATD2 = 0;
   504     0796  110F               	bcf	15,2	;volatile
   505                           
   506                           ;main.c: 30:     LATDbits.LATD3 = 0;
   507     0797  118F               	bcf	15,3	;volatile
   508                           
   509                           ;main.c: 33:     T2CON = 0b00000110;
   510     0798  3006               	movlw	6
   511     0799  0020               	movlb	0	; select bank0
   512     079A  009C               	movwf	28	;volatile
   513                           
   514                           ;main.c: 34:     PR2 = 124;
   515     079B  307C               	movlw	124
   516     079C  009B               	movwf	27	;volatile
   517     079D                     l625:
   518                           
   519                           ;main.c: 35:     TMR2 = 0;
   520     079D  019A               	clrf	26	;volatile
   521     079E                     l627:
   522                           
   523                           ;main.c: 38:     PIE1bits.TMR2IE = 1;
   524     079E  0021               	movlb	1	; select bank1
   525     079F  1491               	bsf	17,1	;volatile
   526     07A0                     l629:
   527                           
   528                           ;main.c: 39:     INTCONbits.PEIE = 1;
   529     07A0  170B               	bsf	11,6	;volatile
   530     07A1                     l631:
   531                           
   532                           ;main.c: 40:     INTCONbits.GIE = 1;
   533     07A1  178B               	bsf	11,7	;volatile
   534     07A2                     l633:
   535                           
   536                           ;main.c: 43:         delay_interrupt(1000);
   537     07A2  30E8               	movlw	232
   538     07A3  00F0               	movwf	delay_interrupt@times
   539     07A4  3003               	movlw	3
   540     07A5  00F1               	movwf	delay_interrupt@times+1
   541     07A6  3187  276A  3187   	fcall	_delay_interrupt
   542     07A9                     l635:
   543                           
   544                           ;main.c: 44:         LATD = 0x01;
   545     07A9  3001               	movlw	1
   546     07AA  0022               	movlb	2	; select bank2
   547     07AB  008F               	movwf	15	;volatile
   548     07AC                     l637:
   549                           
   550                           ;main.c: 45:         LATB = 0x00;
   551     07AC  018D               	clrf	13	;volatile
   552                           
   553                           ;main.c: 47:         delay_interrupt(1000);
   554     07AD  30E8               	movlw	232
   555     07AE  00F0               	movwf	delay_interrupt@times
   556     07AF  3003               	movlw	3
   557     07B0  00F1               	movwf	delay_interrupt@times+1
   558     07B1  3187  276A  3187   	fcall	_delay_interrupt
   559     07B4                     l639:
   560                           
   561                           ;main.c: 48:         LATD = 0x02;
   562     07B4  3002               	movlw	2
   563     07B5  0022               	movlb	2	; select bank2
   564     07B6  008F               	movwf	15	;volatile
   565     07B7                     l641:
   566                           
   567                           ;main.c: 49:         LATB = 0x00;
   568     07B7  018D               	clrf	13	;volatile
   569     07B8                     l643:
   570                           
   571                           ;main.c: 51:         delay_interrupt(1000);
   572     07B8  30E8               	movlw	232
   573     07B9  00F0               	movwf	delay_interrupt@times
   574     07BA  3003               	movlw	3
   575     07BB  00F1               	movwf	delay_interrupt@times+1
   576     07BC  3187  276A  3187   	fcall	_delay_interrupt
   577     07BF                     l645:
   578                           
   579                           ;main.c: 52:         LATD = 0x04;
   580     07BF  3004               	movlw	4
   581     07C0  0022               	movlb	2	; select bank2
   582     07C1  008F               	movwf	15	;volatile
   583                           
   584                           ;main.c: 53:         LATB = 0x00;
   585     07C2  018D               	clrf	13	;volatile
   586     07C3                     l647:
   587                           
   588                           ;main.c: 55:         delay_interrupt(1000);
   589     07C3  30E8               	movlw	232
   590     07C4  00F0               	movwf	delay_interrupt@times
   591     07C5  3003               	movlw	3
   592     07C6  00F1               	movwf	delay_interrupt@times+1
   593     07C7  3187  276A  3187   	fcall	_delay_interrupt
   594     07CA                     l649:
   595                           
   596                           ;main.c: 56:         LATD = 0x08;
   597     07CA  3008               	movlw	8
   598     07CB  0022               	movlb	2	; select bank2
   599     07CC  008F               	movwf	15	;volatile
   600     07CD                     l651:
   601                           
   602                           ;main.c: 57:         LATB = 0x00;
   603     07CD  018D               	clrf	13	;volatile
   604                           
   605                           ;main.c: 59:         delay_interrupt(1000);
   606     07CE  30E8               	movlw	232
   607     07CF  00F0               	movwf	delay_interrupt@times
   608     07D0  3003               	movlw	3
   609     07D1  00F1               	movwf	delay_interrupt@times+1
   610     07D2  3187  276A  3187   	fcall	_delay_interrupt
   611     07D5                     l653:
   612                           
   613                           ;main.c: 60:         LATD = 0x00;
   614     07D5  0022               	movlb	2	; select bank2
   615     07D6  018F               	clrf	15	;volatile
   616     07D7                     l655:
   617                           
   618                           ;main.c: 61:         LATB = 0x01;
   619     07D7  3001               	movlw	1
   620     07D8  008D               	movwf	13	;volatile
   621     07D9                     l657:
   622                           
   623                           ;main.c: 63:         delay_interrupt(1000);
   624     07D9  30E8               	movlw	232
   625     07DA  00F0               	movwf	delay_interrupt@times
   626     07DB  3003               	movlw	3
   627     07DC  00F1               	movwf	delay_interrupt@times+1
   628     07DD  3187  276A  3187   	fcall	_delay_interrupt
   629                           
   630                           ;main.c: 64:         LATD = 0x00;
   631     07E0  0022               	movlb	2	; select bank2
   632     07E1  018F               	clrf	15	;volatile
   633     07E2                     l659:
   634                           
   635                           ;main.c: 65:         LATB = 0x02;
   636     07E2  3002               	movlw	2
   637     07E3  008D               	movwf	13	;volatile
   638     07E4                     l661:
   639                           
   640                           ;main.c: 67:         delay_interrupt(1000);
   641     07E4  30E8               	movlw	232
   642     07E5  00F0               	movwf	delay_interrupt@times
   643     07E6  3003               	movlw	3
   644     07E7  00F1               	movwf	delay_interrupt@times+1
   645     07E8  3187  276A  3187   	fcall	_delay_interrupt
   646     07EB                     l663:
   647                           
   648                           ;main.c: 68:         LATD = 0x00;
   649     07EB  0022               	movlb	2	; select bank2
   650     07EC  018F               	clrf	15	;volatile
   651     07ED                     l665:
   652                           
   653                           ;main.c: 69:         LATB = 0x04;
   654     07ED  3004               	movlw	4
   655     07EE  008D               	movwf	13	;volatile
   656                           
   657                           ;main.c: 71:         delay_interrupt(1000);
   658     07EF  30E8               	movlw	232
   659     07F0  00F0               	movwf	delay_interrupt@times
   660     07F1  3003               	movlw	3
   661     07F2  00F1               	movwf	delay_interrupt@times+1
   662     07F3  3187  276A  3187   	fcall	_delay_interrupt
   663     07F6                     l667:
   664                           
   665                           ;main.c: 72:         LATD = 0x00;
   666     07F6  0022               	movlb	2	; select bank2
   667     07F7  018F               	clrf	15	;volatile
   668     07F8                     l669:
   669                           
   670                           ;main.c: 73:         LATB = 0x08;
   671     07F8  3008               	movlw	8
   672     07F9  008D               	movwf	13	;volatile
   673     07FA  2FA2               	goto	l633
   674     07FB  3180  2802         	ljmp	start
   675     07FD                     __end_of_main:
   676                           
   677                           	psect	text1
   678     076A                     __ptext1:	
   679 ;; *************** function _delay_interrupt *****************
   680 ;; Defined at:
   681 ;;		line 5 in file "main.c"
   682 ;; Parameters:    Size  Location     Type
   683 ;;  times           2    0[COMMON] int 
   684 ;; Auto vars:     Size  Location     Type
   685 ;;  i               2    3[COMMON] int 
   686 ;; Return value:  Size  Location     Type
   687 ;;                  1    wreg      void 
   688 ;; Registers used:
   689 ;;		wreg, status,2
   690 ;; Tracked objects:
   691 ;;		On entry : 0/0
   692 ;;		On exit  : 0/0
   693 ;;		Unchanged: 0/0
   694 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   695 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   696 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   697 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   698 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   699 ;;Total ram usage:        5 bytes
   700 ;; Hardware stack levels used: 1
   701 ;; This function calls:
   702 ;;		Nothing
   703 ;; This function is called by:
   704 ;;		_main
   705 ;; This function uses a non-reentrant model
   706 ;;
   707                           
   708     076A                     _delay_interrupt:	
   709                           ;psect for function _delay_interrupt
   710                           
   711     076A                     l619:	
   712                           ;incstack = 0
   713                           ; Regs used in _delay_interrupt: [wreg+status,2]
   714                           
   715                           
   716                           ;main.c: 6:     for (int i = 0; i < times; i++) {
   717     076A  01F3               	clrf	delay_interrupt@i
   718     076B  01F4               	clrf	delay_interrupt@i+1
   719     076C  2F77               	goto	l27
   720     076D                     l29:
   721     076D  0020               	movlb	0	; select bank0
   722     076E  1C91               	btfss	17,1	;volatile
   723     076F  2F71               	goto	u31
   724     0770  2F72               	goto	u30
   725     0771                     u31:
   726     0771  2F6D               	goto	l29
   727     0772                     u30:
   728     0772                     l31:
   729                           
   730                           ;main.c: 8:         PIR1bits.TMR2IF = 0;
   731     0772  1091               	bcf	17,1	;volatile
   732     0773                     l621:
   733                           
   734                           ;main.c: 9:     }
   735     0773  3001               	movlw	1
   736     0774  07F3               	addwf	delay_interrupt@i,f
   737     0775  3000               	movlw	0
   738     0776  3DF4               	addwfc	delay_interrupt@i+1,f
   739     0777                     l27:
   740     0777  0874               	movf	delay_interrupt@i+1,w
   741     0778  3A80               	xorlw	128
   742     0779  00F2               	movwf	??_delay_interrupt
   743     077A  0871               	movf	delay_interrupt@times+1,w
   744     077B  3A80               	xorlw	128
   745     077C  0272               	subwf	??_delay_interrupt,w
   746     077D  1D03               	skipz
   747     077E  2F81               	goto	u45
   748     077F  0870               	movf	delay_interrupt@times,w
   749     0780  0273               	subwf	delay_interrupt@i,w
   750     0781                     u45:
   751     0781  1C03               	skipc
   752     0782  2F84               	goto	u41
   753     0783  2F85               	goto	u40
   754     0784                     u41:
   755     0784  2F6D               	goto	l29
   756     0785                     u40:
   757     0785                     l33:
   758     0785  0008               	return
   759     0786                     __end_of_delay_interrupt:
   760     0003                     ___latbits      equ	3
   761     007E                     btemp           set	126	;btemp
   762     007E                     wtemp0          set	126
   763                           
   764                           	psect	config
   765                           
   766                           ;Config register CONFIG1 @ 0x8007
   767                           ;	Oscillator Selection Bits
   768                           ;	FOSC = HS, HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2
      +                           pins
   769                           ;	Watchdog Timer Enable
   770                           ;	WDTE = SWDTEN, WDT controlled by the SWDTEN bit in the WDTCON register
   771                           ;	Power-up Timer Enable
   772                           ;	PWRTE = OFF, PWRT disabled
   773                           ;	MCLR Pin Function Select
   774                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   775                           ;	Flash Program Memory Code Protection
   776                           ;	CP = OFF, Program memory code protection is disabled
   777                           ;	Brown-out Reset Enable
   778                           ;	BOREN = ON, Brown-out Reset enabled
   779                           ;	Clock Out Enable
   780                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   781                           ;	Internal/External Switchover Mode
   782                           ;	IESO = ON, Internal/External Switchover Mode is enabled
   783                           ;	Fail-Safe Clock Monitor Enable
   784                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   785     8007                     	org	32775
   786     8007  3FEA               	dw	16362
   787                           
   788                           ;Config register CONFIG2 @ 0x8008
   789                           ;	Flash Memory Self-Write Protection
   790                           ;	WRT = OFF, Write protection off
   791                           ;	Peripheral Pin Select one-way control
   792                           ;	PPS1WAY = OFF, The PPSLOCK bit can be set and cleared repeatedly by software
   793                           ;	Zero-cross detect disable
   794                           ;	ZCDDIS = ON, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   795                           ;	Phase Lock Loop enable
   796                           ;	PLLEN = OFF, 4x PLL is disabled
   797                           ;	Stack Overflow/Underflow Reset Enable
   798                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   799                           ;	Brown-out Reset Voltage Selection
   800                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   801                           ;	Low-Power Brown Out Reset
   802                           ;	LPBOR = OFF, Low-Power BOR is disabled
   803                           ;	In-Circuit Debugger Mode
   804                           ;	DEBUG = 0x1, unprogrammed default
   805                           ;	Low-Voltage Programming Enable
   806                           ;	LVP = OFF, High-voltage on MCLR/VPP must be used for programming
   807     8008                     	org	32776
   808     8008  1EFB               	dw	7931

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           80      0       0
    BANK13           80      0       0
    BANK14           80      0       0
    BANK15           80      0       0
    BANK16           80      0       0
    BANK17           80      0       0
    BANK18           80      0       0
    BANK19           80      0       0
    BANK20           80      0       0
    BANK21           80      0       0
    BANK22           80      0       0
    BANK23           80      0       0
    BANK24           80      0       0
    BANK25           32      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_delay_interrupt

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      54
                    _delay_interrupt
 ---------------------------------------------------------------------------------
 (1) _delay_interrupt                                      5     3      2      54
                                              0 COMMON     5     3      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay_interrupt

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           80      0       0      0.0%
BITBANK13           80      0       0      0.0%
BITBANK14           80      0       0      0.0%
BITBANK15           80      0       0      0.0%
BITBANK16           80      0       0      0.0%
BITBANK17           80      0       0      0.0%
BITBANK18           80      0       0      0.0%
BITBANK19           80      0       0      0.0%
BITBANK20           80      0       0      0.0%
BITBANK21           80      0       0      0.0%
BITBANK22           80      0       0      0.0%
BITBANK23           80      0       0      0.0%
BITBANK24           80      0       0      0.0%
BITBANK25           32      0       0      0.0%
BIGRAM            2032      0       0      0.0%
COMMON              14      5       5     35.7%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              80      0       0      0.0%
BANK13              80      0       0      0.0%
BANK14              80      0       0      0.0%
BANK15              80      0       0      0.0%
BANK16              80      0       0      0.0%
BANK17              80      0       0      0.0%
BANK18              80      0       0      0.0%
BANK19              80      0       0      0.0%
BANK20              80      0       0      0.0%
BANK21              80      0       0      0.0%
BANK22              80      0       0      0.0%
BANK23              80      0       0      0.0%
BANK24              80      0       0      0.0%
BANK25              32      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       5      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Fri Feb  7 13:11:38 2025

                     l31 0772                       l33 0785                       l27 0777  
                     l29 076D                       u30 0772                       u31 0771  
                     u40 0785                       u41 0784                       u45 0781  
                    l621 0773                      l631 07A1                      l623 0786  
                    l641 07B7                      l633 07A2                      l625 079D  
                    l619 076A                      l651 07CD                      l643 07B8  
                    l635 07A9                      l627 079E                      l661 07E4  
                    l653 07D5                      l645 07BF                      l637 07AC  
                    l629 07A0                      l663 07EB                      l655 07D7  
                    l647 07C3                      l639 07B4                      l665 07ED  
                    l657 07D9                      l649 07CA                      l667 07F6  
                    l659 07E2                      l669 07F8                      _PR2 001B  
                   _LATB 010D                     _LATD 010F                     _TMR2 001A  
                   _main 0786                     btemp 007E                     start 0002  
                  ?_main 0070                    _T2CON 001C                    wtemp0 007E  
        __initialization 07FD             __end_of_main 07FD                   ??_main 0075  
__end_of__initialization 07FD           __pcstackCOMMON 0070               __pmaintext 0786  
      ??_delay_interrupt 0072                  __ptext1 076A     end_of_initialization 07FD  
       delay_interrupt@i 0073                _TRISBbits 008D                _TRISDbits 008F  
    start_initialization 07FD          _delay_interrupt 076A                ___latbits 0003  
__end_of_delay_interrupt 0786                 _LATBbits 010D                 _LATDbits 010F  
               _PIE1bits 0091                 _PIR1bits 0011         ?_delay_interrupt 0070  
             _INTCONbits 000B     delay_interrupt@times 0070  
