Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 13 19:58:35 2022
| Host         : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_LED_timing_summary_routed.rpt -pb pmod_LED_timing_summary_routed.pb -rpx pmod_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_LED
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segements_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            segements[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.203ns (61.303%)  route 2.653ns (38.697%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDSE                         0.000     0.000 r  segements_reg[5]/C
    SLICE_X112Y89        FDSE (Prop_fdse_C_Q)         0.478     0.478 r  segements_reg[5]/Q
                         net (fo=1, routed)           2.653     3.131    segements_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.725     6.855 r  segements_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.855    segements[5]
    W16                                                               r  segements[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.080ns (66.426%)  route 2.062ns (33.574%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE                         0.000     0.000 r  p_led_reg[3]/C
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[3]/Q
                         net (fo=1, routed)           2.062     2.518    p_led_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         3.624     6.143 r  p_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.143    p_led[3]
    K14                                                               r  p_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 4.028ns (66.130%)  route 2.063ns (33.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE                         0.000     0.000 r  p_led_reg[5]/C
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[5]/Q
                         net (fo=1, routed)           2.063     2.519    p_led_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         3.572     6.091 r  p_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.091    p_led[5]
    L15                                                               r  p_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 4.028ns (66.181%)  route 2.059ns (33.819%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE                         0.000     0.000 r  p_led_reg[4]/C
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[4]/Q
                         net (fo=1, routed)           2.059     2.515    p_led_OBUF[4]
    N16                  OBUF (Prop_obuf_I_O)         3.572     6.087 r  p_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.087    p_led[4]
    N16                                                               r  p_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segements_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segements[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 4.195ns (69.894%)  route 1.807ns (30.106%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE                         0.000     0.000 r  segements_reg[4]/C
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segements_reg[4]/Q
                         net (fo=1, routed)           1.807     2.226    segements_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         3.776     6.002 r  segements_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.002    segements[4]
    V12                                                               r  segements[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.051ns (68.584%)  route 1.856ns (31.416%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE                         0.000     0.000 r  p_led_reg[1]/C
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[1]/Q
                         net (fo=1, routed)           1.856     2.312    p_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595     5.907 r  p_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.907    p_led[1]
    L14                                                               r  p_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.031ns (68.475%)  route 1.856ns (31.525%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE                         0.000     0.000 r  p_led_reg[0]/C
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[0]/Q
                         net (fo=1, routed)           1.856     2.312    p_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575     5.887 r  p_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.887    p_led[0]
    N15                                                               r  p_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p_led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 3.976ns (68.197%)  route 1.854ns (31.803%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE                         0.000     0.000 r  p_led_reg[6]/C
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p_led_reg[6]/Q
                         net (fo=1, routed)           1.854     2.310    p_led_OBUF[6]
    J16                  OBUF (Prop_obuf_I_O)         3.520     5.830 r  p_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.830    p_led[6]
    J16                                                               r  p_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segements_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segements[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 4.151ns (71.216%)  route 1.678ns (28.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE                         0.000     0.000 r  segements_reg[2]/C
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segements_reg[2]/Q
                         net (fo=1, routed)           1.678     2.097    segements_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.732     5.829 r  segements_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.829    segements[2]
    P14                                                               r  segements[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segements_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segements[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.986ns (68.737%)  route 1.813ns (31.263%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE                         0.000     0.000 r  segements_reg[3]/C
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segements_reg[3]/Q
                         net (fo=1, routed)           1.813     2.269    segements_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530     5.799 r  segements_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.799    segements[3]
    R14                                                               r  segements[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1[6]
                            (input port)
  Destination:            p_led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.331ns (50.053%)  route 0.331ns (49.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  switch1[6] (IN)
                         net (fo=0)                   0.000     0.000    switch1[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  switch1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.331     0.662    switch1_IBUF[6]
    SLICE_X113Y98        FDRE                                         r  p_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[3]
                            (input port)
  Destination:            p_led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.310ns (40.216%)  route 0.461ns (59.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  switch1[3] (IN)
                         net (fo=0)                   0.000     0.000    switch1[3]
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  switch1_IBUF[3]_inst/O
                         net (fo=8, routed)           0.461     0.772    switch1_IBUF[3]
    SLICE_X113Y101       FDRE                                         r  p_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[2]
                            (input port)
  Destination:            p_led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.317ns (40.153%)  route 0.472ns (59.847%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  switch1[2] (IN)
                         net (fo=0)                   0.000     0.000    switch1[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  switch1_IBUF[2]_inst/O
                         net (fo=8, routed)           0.472     0.789    switch1_IBUF[2]
    SLICE_X113Y101       FDRE                                         r  p_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[4]
                            (input port)
  Destination:            p_led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.367ns (44.610%)  route 0.455ns (55.390%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switch1[4] (IN)
                         net (fo=0)                   0.000     0.000    switch1[4]
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  switch1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.455     0.822    switch1_IBUF[4]
    SLICE_X113Y95        FDRE                                         r  p_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[7]
                            (input port)
  Destination:            p_led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.338ns (41.022%)  route 0.485ns (58.978%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  switch1[7] (IN)
                         net (fo=0)                   0.000     0.000    switch1[7]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  switch1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.485     0.823    switch1_IBUF[7]
    SLICE_X113Y103       FDRE                                         r  p_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[2]
                            (input port)
  Destination:            segements_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.362ns (43.735%)  route 0.466ns (56.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  switch1[2] (IN)
                         net (fo=0)                   0.000     0.000    switch1[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  switch1_IBUF[2]_inst/O
                         net (fo=8, routed)           0.466     0.783    switch1_IBUF[2]
    SLICE_X113Y100       LUT4 (Prop_lut4_I2_O)        0.045     0.828 r  segements[6]_i_1/O
                         net (fo=1, routed)           0.000     0.828    segements[6]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  segements_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[5]
                            (input port)
  Destination:            p_led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.356ns (41.226%)  route 0.507ns (58.774%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  switch1[5] (IN)
                         net (fo=0)                   0.000     0.000    switch1[5]
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  switch1_IBUF[5]_inst/O
                         net (fo=1, routed)           0.507     0.862    switch1_IBUF[5]
    SLICE_X113Y95        FDRE                                         r  p_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[3]
                            (input port)
  Destination:            segements_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.310ns (32.777%)  route 0.637ns (67.223%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  switch1[3] (IN)
                         net (fo=0)                   0.000     0.000    switch1[3]
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  switch1_IBUF[3]_inst/O
                         net (fo=8, routed)           0.637     0.947    switch1_IBUF[3]
    SLICE_X112Y89        FDSE                                         r  segements_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[3]
                            (input port)
  Destination:            segements_reg[5]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.310ns (32.777%)  route 0.637ns (67.223%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  switch1[3] (IN)
                         net (fo=0)                   0.000     0.000    switch1[3]
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  switch1_IBUF[3]_inst/O
                         net (fo=8, routed)           0.637     0.947    switch1_IBUF[3]
    SLICE_X112Y89        FDSE                                         r  segements_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch1[3]
                            (input port)
  Destination:            segements_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.355ns (37.230%)  route 0.599ns (62.770%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  switch1[3] (IN)
                         net (fo=0)                   0.000     0.000    switch1[3]
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  switch1_IBUF[3]_inst/O
                         net (fo=8, routed)           0.599     0.910    switch1_IBUF[3]
    SLICE_X113Y89        LUT4 (Prop_lut4_I0_O)        0.045     0.955 r  segements[1]_i_1/O
                         net (fo=1, routed)           0.000     0.955    segements[1]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  segements_reg[1]/D
  -------------------------------------------------------------------    -------------------





