<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY20kV2\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY20kV2\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY20kV2\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 13 23:33:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8388</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8219</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>39</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.151</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.151</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.454</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>34.625(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>170.620(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.990</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[5]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.962</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[5]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.878</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[7]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.855</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.836</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[8]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.535</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.827</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[6]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.772</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[4]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.471</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.765</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[3]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.654</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.634</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[4]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.619</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[7]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.317</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.598</td>
<td>D1/LineCtr_1_s1/Q</td>
<td>ppu_inst/objectPointer_7_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.534</td>
<td>D1/LineCtr_1_s1/Q</td>
<td>ppu_inst/objectPointer_5_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.494</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[3]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.193</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.423</td>
<td>D1/LineCtr_1_s1/Q</td>
<td>ppu_inst/objectPointer_8_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.353</td>
<td>D1/LineCtr_1_s1/Q</td>
<td>ppu_inst/objectPointer_6_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>4.051</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.097</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_5_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.097</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_7_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.909</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_6_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.909</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_8_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.887</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_1_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.887</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_2_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.887</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_3_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.771</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/spritePointer_0_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.697</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/objectPointer_4_s0/CE</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>3.367</td>
<td>1.599</td>
<td>3.395</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.211</td>
<td>ppu_inst/text_address_9_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>2</td>
<td>0.214</td>
<td>ppu_inst/text_address_7_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>3</td>
<td>0.324</td>
<td>bm/debounceUp/state_0_s1/Q</td>
<td>bm/debounceUp/btn_stable_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>4</td>
<td>0.325</td>
<td>bm/debounceLeft/state_0_s1/Q</td>
<td>bm/debounceLeft/btn_stable_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>5</td>
<td>0.333</td>
<td>ppu_inst/text_address_1_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/ADA[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>ppu_inst/writeSprite_3_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>ppu_inst/writeSprite_1_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>8</td>
<td>0.346</td>
<td>ppu_inst/text_address_4_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.347</td>
<td>ppu_inst/text_address_5_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>10</td>
<td>0.347</td>
<td>ppu_inst/writeSprite_0_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>11</td>
<td>0.347</td>
<td>ppu_inst/writeAttr_2_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>12</td>
<td>0.347</td>
<td>ppu_inst/writeText_0_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>13</td>
<td>0.348</td>
<td>ppu_inst/text_address_10_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>14</td>
<td>0.348</td>
<td>ppu_inst/text_address_1_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>15</td>
<td>0.348</td>
<td>ppu_inst/text_address_10_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>16</td>
<td>0.351</td>
<td>ppu_inst/writeSprite_2_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>17</td>
<td>0.351</td>
<td>ppu_inst/writeText_6_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>18</td>
<td>0.351</td>
<td>ppu_inst/writeText_5_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>19</td>
<td>0.360</td>
<td>ppu_inst/text_address_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADA[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>20</td>
<td>0.363</td>
<td>ppu_inst/writeSprite_7_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>21</td>
<td>0.363</td>
<td>ppu_inst/writeSprite_6_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>22</td>
<td>0.363</td>
<td>ppu_inst/writeSprite_5_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>ppu_inst/writeSprite_4_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.363</td>
<td>ppu_inst/writeAttr_6_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>25</td>
<td>0.363</td>
<td>ppu_inst/writeAttr_5_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>2</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>3</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>4</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>5</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>6</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>7</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>8</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>9</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>10</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>11</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>12</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>13</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>14</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>15</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>16</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>17</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>18</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>19</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>20</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>21</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>22</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>23</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>24</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
<tr>
<td>25</td>
<td>3.034</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-1.599</td>
<td>1.862</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>13.388</td>
<td>14.388</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>192.321</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/SUM</td>
</tr>
<tr>
<td>193.435</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 25.184%; route: 3.276, 69.868%; tC2Q: 0.232, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>192.321</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/SUM</td>
</tr>
<tr>
<td>193.407</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 25.336%; route: 3.248, 69.686%; tC2Q: 0.232, 4.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>191.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/COUT</td>
</tr>
<tr>
<td>191.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/CIN</td>
</tr>
<tr>
<td>192.391</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/SUM</td>
</tr>
<tr>
<td>193.323</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 27.340%; route: 3.093, 67.590%; tC2Q: 0.232, 5.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>192.356</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/SUM</td>
</tr>
<tr>
<td>193.299</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 26.707%; route: 3.105, 68.198%; tC2Q: 0.232, 5.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>191.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/COUT</td>
</tr>
<tr>
<td>191.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/CIN</td>
</tr>
<tr>
<td>191.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/COUT</td>
</tr>
<tr>
<td>191.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_9_s1/CIN</td>
</tr>
<tr>
<td>192.427</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_9_s1/SUM</td>
</tr>
<tr>
<td>193.281</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 28.367%; route: 3.016, 66.517%; tC2Q: 0.232, 5.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>192.356</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/SUM</td>
</tr>
<tr>
<td>193.271</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 26.873%; route: 3.077, 68.000%; tC2Q: 0.232, 5.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>192.286</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/SUM</td>
</tr>
<tr>
<td>193.217</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 25.624%; route: 3.093, 69.187%; tC2Q: 0.232, 5.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>192.251</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/SUM</td>
</tr>
<tr>
<td>193.210</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 24.876%; route: 3.121, 69.927%; tC2Q: 0.232, 5.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>191.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/COUT</td>
</tr>
<tr>
<td>191.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/CIN</td>
</tr>
<tr>
<td>191.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/COUT</td>
</tr>
<tr>
<td>191.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_9_s1/CIN</td>
</tr>
<tr>
<td>192.427</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_9_s1/SUM</td>
</tr>
<tr>
<td>193.099</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 29.554%; route: 2.834, 65.115%; tC2Q: 0.232, 5.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>192.286</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/SUM</td>
</tr>
<tr>
<td>193.079</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 26.440%; route: 2.955, 68.206%; tC2Q: 0.232, 5.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>191.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>191.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>191.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>191.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>191.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>191.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>191.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/COUT</td>
</tr>
<tr>
<td>191.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/CIN</td>
</tr>
<tr>
<td>192.391</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/SUM</td>
</tr>
<tr>
<td>193.064</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 28.980%; route: 2.834, 65.646%; tC2Q: 0.232, 5.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>189.860</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][A]</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>190.409</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>190.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>190.444</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>190.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>190.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>190.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>190.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>190.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>190.985</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>191.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>191.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/COUT</td>
</tr>
<tr>
<td>191.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][B]</td>
<td>ppu_inst/n17448_s/CIN</td>
</tr>
<tr>
<td>191.788</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17448_s/COUT</td>
</tr>
<tr>
<td>191.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][A]</td>
<td>ppu_inst/n17447_s/CIN</td>
</tr>
<tr>
<td>192.258</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17447_s/SUM</td>
</tr>
<tr>
<td>192.671</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>ppu_inst/n17625_s2/I0</td>
</tr>
<tr>
<td>193.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17625_s2/F</td>
</tr>
<tr>
<td>193.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.372, 55.209%; route: 1.692, 39.390%; tC2Q: 0.232, 5.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>189.860</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][A]</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>190.409</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>190.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>190.444</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>190.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>190.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>190.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>190.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>190.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>190.985</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>191.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>191.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/SUM</td>
</tr>
<tr>
<td>192.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>ppu_inst/n17627_s4/I1</td>
</tr>
<tr>
<td>192.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17627_s4/F</td>
</tr>
<tr>
<td>192.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>ppu_inst/objectPointer_5_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 48.803%; route: 1.935, 45.716%; tC2Q: 0.232, 5.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>191.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>191.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>192.251</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C12[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/SUM</td>
</tr>
<tr>
<td>192.939</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>190.445</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 26.483%; route: 2.850, 67.984%; tC2Q: 0.232, 5.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>189.860</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][A]</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>190.409</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>190.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>190.444</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>190.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>190.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>190.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>190.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>190.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>190.985</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>191.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>191.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/COUT</td>
</tr>
<tr>
<td>191.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][B]</td>
<td>ppu_inst/n17448_s/CIN</td>
</tr>
<tr>
<td>191.788</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17448_s/COUT</td>
</tr>
<tr>
<td>191.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][A]</td>
<td>ppu_inst/n17447_s/CIN</td>
</tr>
<tr>
<td>191.823</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17447_s/COUT</td>
</tr>
<tr>
<td>191.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][B]</td>
<td>ppu_inst/n17446_s/CIN</td>
</tr>
<tr>
<td>192.293</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17446_s/SUM</td>
</tr>
<tr>
<td>192.298</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/n17624_s6/I1</td>
</tr>
<tr>
<td>192.868</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17624_s6/F</td>
</tr>
<tr>
<td>192.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 63.230%; route: 1.283, 31.141%; tC2Q: 0.232, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>189.860</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][A]</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>190.409</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>190.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>190.444</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>190.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>190.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>190.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>190.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>190.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>190.985</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>191.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>191.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/COUT</td>
</tr>
<tr>
<td>191.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][B]</td>
<td>ppu_inst/n17448_s/CIN</td>
</tr>
<tr>
<td>192.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17448_s/SUM</td>
</tr>
<tr>
<td>192.227</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/n17626_s4/I1</td>
</tr>
<tr>
<td>192.797</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17626_s4/F</td>
</tr>
<tr>
<td>192.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.536, 62.591%; route: 1.283, 31.682%; tC2Q: 0.232, 5.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.541</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>ppu_inst/objectPointer_5_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 52.283%; route: 1.579, 41.603%; tC2Q: 0.232, 6.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.541</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 52.283%; route: 1.579, 41.603%; tC2Q: 0.232, 6.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.354</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 54.998%; route: 1.391, 38.570%; tC2Q: 0.232, 6.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.354</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 54.998%; route: 1.391, 38.570%; tC2Q: 0.232, 6.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.331</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[1][B]</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C6[1][B]</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 55.342%; route: 1.369, 38.186%; tC2Q: 0.232, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.331</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[1][A]</td>
<td>ppu_inst/objectPointer_2_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C6[1][A]</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 55.342%; route: 1.369, 38.186%; tC2Q: 0.232, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.331</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C6[0][B]</td>
<td>ppu_inst/objectPointer_3_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C6[0][B]</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 55.342%; route: 1.369, 38.186%; tC2Q: 0.232, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>191.140</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>191.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>191.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C12[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>191.745</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>191.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>192.215</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/SUM</td>
</tr>
<tr>
<td>192.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/spritePointer_0_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.075, 30.993%; route: 2.162, 62.320%; tC2Q: 0.232, 6.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.475</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.746</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>188.978</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>189.400</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>189.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>190.146</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>ppu_inst/n17379_s3/I2</td>
</tr>
<tr>
<td>190.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s3/F</td>
</tr>
<tr>
<td>191.094</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][A]</td>
<td>ppu_inst/n17379_s6/I2</td>
</tr>
<tr>
<td>191.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s6/F</td>
</tr>
<tr>
<td>191.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>191.993</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>192.142</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>190.514</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>190.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>190.444</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 58.432%; route: 1.179, 34.736%; tC2Q: 0.232, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[1][B]</td>
<td>ppu_inst/text_address_9_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C5[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_9_s0/Q</td>
</tr>
<tr>
<td>3.912</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[0][A]</td>
<td>ppu_inst/text_address_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C5[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_7_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/debounceUp/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/debounceUp/btn_stable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>bm/debounceUp/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">bm/debounceUp/state_0_s1/Q</td>
</tr>
<tr>
<td>3.918</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">bm/debounceUp/btn_stable_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>bm/debounceUp/btn_stable_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>bm/debounceUp/btn_stable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.756%; tC2Q: 0.202, 60.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/debounceLeft/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/debounceLeft/btn_stable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>bm/debounceLeft/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R17C18[0][B]</td>
<td style=" font-weight:bold;">bm/debounceLeft/state_0_s1/Q</td>
</tr>
<tr>
<td>3.919</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" font-weight:bold;">bm/debounceLeft/btn_stable_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>bm/debounceLeft/btn_stable_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>bm/debounceLeft/btn_stable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.901%; tC2Q: 0.202, 60.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>ppu_inst/text_address_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_1_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[2][A]</td>
<td>ppu_inst/writeSprite_3_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C14[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_3_s0/Q</td>
</tr>
<tr>
<td>4.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[1][B]</td>
<td>ppu_inst/writeSprite_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C15[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_1_s0/Q</td>
</tr>
<tr>
<td>4.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[0][B]</td>
<td>ppu_inst/text_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C5[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_4_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[1][A]</td>
<td>ppu_inst/text_address_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C5[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_5_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td>ppu_inst/writeSprite_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_0_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/writeAttr_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_2_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeText_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][B]</td>
<td>ppu_inst/writeText_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeText_0_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>ppu_inst/text_address_10_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_10_s0/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>ppu_inst/text_address_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_1_s0/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>ppu_inst/text_address_10_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_10_s0/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td>ppu_inst/writeSprite_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_2_s0/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeText_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>ppu_inst/writeText_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeText_6_s0/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeText_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>ppu_inst/writeText_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeText_5_s0/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>ppu_inst/text_address_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_1_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.753%; tC2Q: 0.202, 42.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>ppu_inst/writeSprite_7_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_7_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>ppu_inst/writeSprite_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_6_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>ppu_inst/writeSprite_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_5_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeSprite_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[1][A]</td>
<td>ppu_inst/writeSprite_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C14[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_4_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][B]</td>
<td>ppu_inst/writeAttr_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_6_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td>ppu_inst/writeAttr_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_5_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[2][A]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C7[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C7[2][A]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>155.339</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>156.172</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>158.443</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>158.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>158.373</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[2][A]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C7[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C7[2][A]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C6[1][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C11[1][A]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2296</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.818</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.808</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.083</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.960</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.471</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2698</td>
<td>clk_d</td>
<td>3.034</td>
<td>3.468</td>
</tr>
<tr>
<td>2296</td>
<td>reset</td>
<td>33.184</td>
<td>2.022</td>
</tr>
<tr>
<td>530</td>
<td>imm_j[11]</td>
<td>25.644</td>
<td>1.955</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[15]</td>
<td>25.082</td>
<td>2.765</td>
</tr>
<tr>
<td>347</td>
<td>memReady</td>
<td>10.700</td>
<td>2.050</td>
</tr>
<tr>
<td>274</td>
<td>imm_j[1]</td>
<td>24.715</td>
<td>4.507</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[16]</td>
<td>25.339</td>
<td>3.919</td>
</tr>
<tr>
<td>258</td>
<td>dataOutTxt[2]</td>
<td>32.966</td>
<td>1.776</td>
</tr>
<tr>
<td>231</td>
<td>dataOutTxt[1]</td>
<td>32.545</td>
<td>2.197</td>
</tr>
<tr>
<td>204</td>
<td>dataOutTxt[0]</td>
<td>32.794</td>
<td>1.948</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C48</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C42</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R44C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R44C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C11</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R40C39</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
