

================================================================
== Vivado HLS Report for 'aes_add_round_key'
================================================================
* Date:           Sun Dec 12 23:30:55 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     73|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      23|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      23|    133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln719_fu_108_p2    |     +    |      0|  0|  15|           6|           6|
    |column_index_fu_98_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_74_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln117_fu_68_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln119_fu_92_p2    |   icmp   |      0|  0|   9|           3|           4|
    |state_matrix_V_d0      |    xor   |      0|  0|  16|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  73|          34|          32|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |column_index_0_reg_57    |   9|          2|    3|          6|
    |row_index_0_reg_46       |   9|          2|    3|          6|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|   11|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |column_index_0_reg_57        |  3|   0|    3|          0|
    |column_index_reg_142         |  3|   0|    3|          0|
    |row_index_0_reg_46           |  3|   0|    3|          0|
    |row_index_reg_129            |  3|   0|    3|          0|
    |state_matrix_V_addr_reg_147  |  4|   0|    4|          0|
    |zext_ln119_reg_134           |  3|   0|    6|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 23|   0|   26|          3|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|state_matrix_V_address0      | out |    4|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_ce0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_we0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_d0            | out |   16|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_q0            |  in |   16|  ap_memory |   state_matrix_V   |     array    |
|round_key_matrix_V_address0  | out |    4|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_ce0       | out |    1|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_q0        |  in |   16|  ap_memory | round_key_matrix_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

