// Seed: 2866739915
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  reg id_5, id_6;
  logic id_7;
  generate
    for (id_8 = 1; 1; id_2 = 1) begin : id_9
      always #1 begin
        id_5 <= 1;
      end
    end
  endgenerate
endmodule
