Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  9 00:39:27 2021
| Host         : PA34 running 64-bit major release  (build 9200)
| Command      : report_methodology -file flowing_water_lights_methodology_drc_routed.rpt -pb flowing_water_lights_methodology_drc_routed.pb -rpx flowing_water_lights_methodology_drc_routed.rpx
| Design       : flowing_water_lights
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch signal_reg[0] cannot be properly analyzed as its control pin signal_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch signal_reg[1] cannot be properly analyzed as its control pin signal_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch signal_reg[2] cannot be properly analyzed as its control pin signal_reg[2]/G is not reached by a timing clock
Related violations: <none>


