#include "perf-timer.hpp"

std::vector<PerfEvent> get_all_events();

const PerfEvent ARITH_DIVIDER_ACTIVE           = PerfEvent( "arith.divider_active", "cpu/event=0x14,umask=0x1,cmask=1/" );
const PerfEvent BACLEARS_ANY                   = PerfEvent( "baclears.any", "cpu/event=0xe6,umask=0x1/" );
const PerfEvent BR_INST_RETIRED_ALL_BRANCHES   = PerfEvent( "br_inst_retired.all_branches", "cpu/event=0xc4,umask=0x0/" );
const PerfEvent BR_INST_RETIRED_ALL_BRANCHES_PEBS = PerfEvent( "br_inst_retired.all_branches_pebs", "cpu/event=0xc4,umask=0x4/p" );
const PerfEvent BR_INST_RETIRED_COND_NTAKEN    = PerfEvent( "br_inst_retired.cond_ntaken", "cpu/event=0xc4,umask=0x10/" );
const PerfEvent BR_INST_RETIRED_CONDITIONAL    = PerfEvent( "br_inst_retired.conditional", "cpu/event=0xc4,umask=0x1/" );
const PerfEvent BR_INST_RETIRED_FAR_BRANCH     = PerfEvent( "br_inst_retired.far_branch", "cpu/event=0xc4,umask=0x40/" );
const PerfEvent BR_INST_RETIRED_NEAR_CALL      = PerfEvent( "br_inst_retired.near_call", "cpu/event=0xc4,umask=0x2/" );
const PerfEvent BR_INST_RETIRED_NEAR_RETURN    = PerfEvent( "br_inst_retired.near_return", "cpu/event=0xc4,umask=0x8/" );
const PerfEvent BR_INST_RETIRED_NEAR_TAKEN     = PerfEvent( "br_inst_retired.near_taken", "cpu/event=0xc4,umask=0x20/" );
const PerfEvent BR_INST_RETIRED_NOT_TAKEN      = PerfEvent( "br_inst_retired.not_taken", "cpu/event=0xc4,umask=0x10/" );
const PerfEvent BR_MISP_RETIRED_ALL_BRANCHES   = PerfEvent( "br_misp_retired.all_branches", "cpu/event=0xc5,umask=0x0/" );
const PerfEvent BR_MISP_RETIRED_ALL_BRANCHES_PEBS = PerfEvent( "br_misp_retired.all_branches_pebs", "cpu/event=0xc5,umask=0x4/p" );
const PerfEvent BR_MISP_RETIRED_CONDITIONAL    = PerfEvent( "br_misp_retired.conditional", "cpu/event=0xc5,umask=0x1/" );
const PerfEvent BR_MISP_RETIRED_NEAR_CALL      = PerfEvent( "br_misp_retired.near_call", "cpu/event=0xc5,umask=0x2/" );
const PerfEvent BR_MISP_RETIRED_NEAR_TAKEN     = PerfEvent( "br_misp_retired.near_taken", "cpu/event=0xc5,umask=0x20/" );
const PerfEvent CPU_CLK_THREAD_UNHALTED_ONE_THREAD_ACTIVE = PerfEvent( "cpu_clk_thread_unhalted.one_thread_active", "cpu/event=0x3c,umask=0x2/" );
const PerfEvent CPU_CLK_THREAD_UNHALTED_REF_XCLK = PerfEvent( "cpu_clk_thread_unhalted.ref_xclk", "cpu/event=0x3c,umask=0x1/" );
const PerfEvent CPU_CLK_THREAD_UNHALTED_REF_XCLK_ANY = PerfEvent( "cpu_clk_thread_unhalted.ref_xclk_any", "cpu/event=0x3c,umask=0x1,any=1/" );
const PerfEvent CPU_CLK_UNHALTED_ONE_THREAD_ACTIVE = PerfEvent( "cpu_clk_unhalted.one_thread_active", "cpu/event=0x3c,umask=0x2/" );
const PerfEvent CPU_CLK_UNHALTED_REF_TSC       = PerfEvent( "cpu_clk_unhalted.ref_tsc", "cpu/event=0x0,umask=0x3/" );
const PerfEvent CPU_CLK_UNHALTED_REF_XCLK      = PerfEvent( "cpu_clk_unhalted.ref_xclk", "cpu/event=0x3c,umask=0x1/" );
const PerfEvent CPU_CLK_UNHALTED_REF_XCLK_ANY  = PerfEvent( "cpu_clk_unhalted.ref_xclk_any", "cpu/event=0x3c,umask=0x1,any=1/" );
const PerfEvent CPU_CLK_UNHALTED_RING0_TRANS   = PerfEvent( "cpu_clk_unhalted.ring0_trans", "cpu/event=0x3c,umask=0x0,edge=1,cmask=1/" );
const PerfEvent CPU_CLK_UNHALTED_THREAD        = PerfEvent( "cpu_clk_unhalted.thread", "cpu/event=0x3c,umask=0x0/" );
const PerfEvent CPU_CLK_UNHALTED_THREAD_ANY    = PerfEvent( "cpu_clk_unhalted.thread_any", "cpu/event=0x3c,umask=0x0,any=1/" );
const PerfEvent CPU_CLK_UNHALTED_THREAD_P      = PerfEvent( "cpu_clk_unhalted.thread_p", "cpu/event=0x3c,umask=0x0/" );
const PerfEvent CPU_CLK_UNHALTED_THREAD_P_ANY  = PerfEvent( "cpu_clk_unhalted.thread_p_any", "cpu/event=0x3c,umask=0x0,any=1/" );
const PerfEvent CYCLE_ACTIVITY_CYCLES_L1D_MISS = PerfEvent( "cycle_activity.cycles_l1d_miss", "cpu/event=0xa3,umask=0x8,cmask=8/" );
const PerfEvent CYCLE_ACTIVITY_CYCLES_L2_MISS  = PerfEvent( "cycle_activity.cycles_l2_miss", "cpu/event=0xa3,umask=0x1,cmask=1/" );
const PerfEvent CYCLE_ACTIVITY_CYCLES_L3_MISS  = PerfEvent( "cycle_activity.cycles_l3_miss", "cpu/event=0xa3,umask=0x2,cmask=2/" );
const PerfEvent CYCLE_ACTIVITY_CYCLES_MEM_ANY  = PerfEvent( "cycle_activity.cycles_mem_any", "cpu/event=0xa3,umask=0x10,cmask=16/" );
const PerfEvent CYCLE_ACTIVITY_STALLS_L1D_MISS = PerfEvent( "cycle_activity.stalls_l1d_miss", "cpu/event=0xa3,umask=0xc,cmask=12/" );
const PerfEvent CYCLE_ACTIVITY_STALLS_L2_MISS  = PerfEvent( "cycle_activity.stalls_l2_miss", "cpu/event=0xa3,umask=0x5,cmask=5/" );
const PerfEvent CYCLE_ACTIVITY_STALLS_L3_MISS  = PerfEvent( "cycle_activity.stalls_l3_miss", "cpu/event=0xa3,umask=0x6,cmask=6/" );
const PerfEvent CYCLE_ACTIVITY_STALLS_MEM_ANY  = PerfEvent( "cycle_activity.stalls_mem_any", "cpu/event=0xa3,umask=0x14,cmask=20/" );
const PerfEvent CYCLE_ACTIVITY_STALLS_TOTAL    = PerfEvent( "cycle_activity.stalls_total", "cpu/event=0xa3,umask=0x4,cmask=4/" );
const PerfEvent DSB2MITE_SWITCHES_PENALTY_CYCLES = PerfEvent( "dsb2mite_switches.penalty_cycles", "cpu/event=0xab,umask=0x2/" );
const PerfEvent DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK = PerfEvent( "dtlb_load_misses.miss_causes_a_walk", "cpu/event=0x8,umask=0x1/" );
const PerfEvent DTLB_LOAD_MISSES_STLB_HIT      = PerfEvent( "dtlb_load_misses.stlb_hit", "cpu/event=0x8,umask=0x20/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_ACTIVE   = PerfEvent( "dtlb_load_misses.walk_active", "cpu/event=0x8,umask=0x10,cmask=1/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_COMPLETED = PerfEvent( "dtlb_load_misses.walk_completed", "cpu/event=0x8,umask=0xe/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_COMPLETED_1G = PerfEvent( "dtlb_load_misses.walk_completed_1g", "cpu/event=0x8,umask=0x8/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M = PerfEvent( "dtlb_load_misses.walk_completed_2m_4m", "cpu/event=0x8,umask=0x4/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_COMPLETED_4K = PerfEvent( "dtlb_load_misses.walk_completed_4k", "cpu/event=0x8,umask=0x2/" );
const PerfEvent DTLB_LOAD_MISSES_WALK_PENDING  = PerfEvent( "dtlb_load_misses.walk_pending", "cpu/event=0x8,umask=0x10/" );
const PerfEvent DTLB_STORE_MISSES_MISS_CAUSES_A_WALK = PerfEvent( "dtlb_store_misses.miss_causes_a_walk", "cpu/event=0x49,umask=0x1/" );
const PerfEvent DTLB_STORE_MISSES_STLB_HIT     = PerfEvent( "dtlb_store_misses.stlb_hit", "cpu/event=0x49,umask=0x20/" );
const PerfEvent DTLB_STORE_MISSES_WALK_ACTIVE  = PerfEvent( "dtlb_store_misses.walk_active", "cpu/event=0x49,umask=0x10,cmask=1/" );
const PerfEvent DTLB_STORE_MISSES_WALK_COMPLETED = PerfEvent( "dtlb_store_misses.walk_completed", "cpu/event=0x49,umask=0xe/" );
const PerfEvent DTLB_STORE_MISSES_WALK_COMPLETED_1G = PerfEvent( "dtlb_store_misses.walk_completed_1g", "cpu/event=0x49,umask=0x8/" );
const PerfEvent DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M = PerfEvent( "dtlb_store_misses.walk_completed_2m_4m", "cpu/event=0x49,umask=0x4/" );
const PerfEvent DTLB_STORE_MISSES_WALK_COMPLETED_4K = PerfEvent( "dtlb_store_misses.walk_completed_4k", "cpu/event=0x49,umask=0x2/" );
const PerfEvent DTLB_STORE_MISSES_WALK_PENDING = PerfEvent( "dtlb_store_misses.walk_pending", "cpu/event=0x49,umask=0x10/" );
const PerfEvent EPT_WALK_PENDING               = PerfEvent( "ept.walk_pending", "cpu/event=0x4f,umask=0x10/" );
const PerfEvent EXE_ACTIVITY_1_PORTS_UTIL      = PerfEvent( "exe_activity.1_ports_util", "cpu/event=0xa6,umask=0x2/" );
const PerfEvent EXE_ACTIVITY_2_PORTS_UTIL      = PerfEvent( "exe_activity.2_ports_util", "cpu/event=0xa6,umask=0x4/" );
const PerfEvent EXE_ACTIVITY_3_PORTS_UTIL      = PerfEvent( "exe_activity.3_ports_util", "cpu/event=0xa6,umask=0x8/" );
const PerfEvent EXE_ACTIVITY_4_PORTS_UTIL      = PerfEvent( "exe_activity.4_ports_util", "cpu/event=0xa6,umask=0x10/" );
const PerfEvent EXE_ACTIVITY_BOUND_ON_STORES   = PerfEvent( "exe_activity.bound_on_stores", "cpu/event=0xa6,umask=0x40/" );
const PerfEvent EXE_ACTIVITY_EXE_BOUND_0_PORTS = PerfEvent( "exe_activity.exe_bound_0_ports", "cpu/event=0xa6,umask=0x1/" );
const PerfEvent FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE = PerfEvent( "fp_arith_inst_retired.128b_packed_double", "cpu/event=0xc7,umask=0x4/" );
const PerfEvent FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE = PerfEvent( "fp_arith_inst_retired.128b_packed_single", "cpu/event=0xc7,umask=0x8/" );
const PerfEvent FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE = PerfEvent( "fp_arith_inst_retired.256b_packed_double", "cpu/event=0xc7,umask=0x10/" );
const PerfEvent FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE = PerfEvent( "fp_arith_inst_retired.256b_packed_single", "cpu/event=0xc7,umask=0x20/" );
const PerfEvent FP_ARITH_INST_RETIRED_SCALAR_DOUBLE = PerfEvent( "fp_arith_inst_retired.scalar_double", "cpu/event=0xc7,umask=0x1/" );
const PerfEvent FP_ARITH_INST_RETIRED_SCALAR_SINGLE = PerfEvent( "fp_arith_inst_retired.scalar_single", "cpu/event=0xc7,umask=0x2/" );
const PerfEvent FP_ASSIST_ANY                  = PerfEvent( "fp_assist.any", "cpu/event=0xca,umask=0x1e,cmask=1/" );
const PerfEvent FRONTEND_RETIRED_DSB_MISS      = PerfEvent( "frontend_retired.dsb_miss", "cpu/event=0xc6,umask=0x1,frontend=0x11/" );
const PerfEvent FRONTEND_RETIRED_ITLB_MISS     = PerfEvent( "frontend_retired.itlb_miss", "cpu/event=0xc6,umask=0x1,frontend=0x14/" );
const PerfEvent FRONTEND_RETIRED_L1I_MISS      = PerfEvent( "frontend_retired.l1i_miss", "cpu/event=0xc6,umask=0x1,frontend=0x12/" );
const PerfEvent FRONTEND_RETIRED_L2_MISS       = PerfEvent( "frontend_retired.l2_miss", "cpu/event=0xc6,umask=0x1,frontend=0x13/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_128 = PerfEvent( "frontend_retired.latency_ge_128", "cpu/event=0xc6,umask=0x1,frontend=0x408006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_16 = PerfEvent( "frontend_retired.latency_ge_16", "cpu/event=0xc6,umask=0x1,frontend=0x401006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_2  = PerfEvent( "frontend_retired.latency_ge_2", "cpu/event=0xc6,umask=0x1,frontend=0x400206/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_256 = PerfEvent( "frontend_retired.latency_ge_256", "cpu/event=0xc6,umask=0x1,frontend=0x410006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1 = PerfEvent( "frontend_retired.latency_ge_2_bubbles_ge_1", "cpu/event=0xc6,umask=0x1,frontend=0x100206/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_2 = PerfEvent( "frontend_retired.latency_ge_2_bubbles_ge_2", "cpu/event=0xc6,umask=0x1,frontend=0x200206/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_3 = PerfEvent( "frontend_retired.latency_ge_2_bubbles_ge_3", "cpu/event=0xc6,umask=0x1,frontend=0x300206/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_32 = PerfEvent( "frontend_retired.latency_ge_32", "cpu/event=0xc6,umask=0x1,frontend=0x402006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_4  = PerfEvent( "frontend_retired.latency_ge_4", "cpu/event=0xc6,umask=0x1,frontend=0x400406/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_512 = PerfEvent( "frontend_retired.latency_ge_512", "cpu/event=0xc6,umask=0x1,frontend=0x420006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_64 = PerfEvent( "frontend_retired.latency_ge_64", "cpu/event=0xc6,umask=0x1,frontend=0x404006/" );
const PerfEvent FRONTEND_RETIRED_LATENCY_GE_8  = PerfEvent( "frontend_retired.latency_ge_8", "cpu/event=0xc6,umask=0x1,frontend=0x400806/" );
const PerfEvent FRONTEND_RETIRED_STLB_MISS     = PerfEvent( "frontend_retired.stlb_miss", "cpu/event=0xc6,umask=0x1,frontend=0x15/" );
const PerfEvent HLE_RETIRED_ABORTED            = PerfEvent( "hle_retired.aborted", "cpu/event=0xc8,umask=0x4/" );
const PerfEvent HLE_RETIRED_ABORTED_EVENTS     = PerfEvent( "hle_retired.aborted_events", "cpu/event=0xc8,umask=0x80/" );
const PerfEvent HLE_RETIRED_ABORTED_MEM        = PerfEvent( "hle_retired.aborted_mem", "cpu/event=0xc8,umask=0x8/" );
const PerfEvent HLE_RETIRED_ABORTED_MEMTYPE    = PerfEvent( "hle_retired.aborted_memtype", "cpu/event=0xc8,umask=0x40/" );
const PerfEvent HLE_RETIRED_ABORTED_TIMER      = PerfEvent( "hle_retired.aborted_timer", "cpu/event=0xc8,umask=0x10/" );
const PerfEvent HLE_RETIRED_ABORTED_UNFRIENDLY = PerfEvent( "hle_retired.aborted_unfriendly", "cpu/event=0xc8,umask=0x20/" );
const PerfEvent HLE_RETIRED_COMMIT             = PerfEvent( "hle_retired.commit", "cpu/event=0xc8,umask=0x2/" );
const PerfEvent HLE_RETIRED_START              = PerfEvent( "hle_retired.start", "cpu/event=0xc8,umask=0x1/" );
const PerfEvent HW_INTERRUPTS_RECEIVED         = PerfEvent( "hw_interrupts.received", "cpu/event=0xcb,umask=0x1/" );
const PerfEvent ICACHE_16B_IFDATA_STALL        = PerfEvent( "icache_16b.ifdata_stall", "cpu/event=0x80,umask=0x4/" );
const PerfEvent ICACHE_64B_IFTAG_HIT           = PerfEvent( "icache_64b.iftag_hit", "cpu/event=0x83,umask=0x1/" );
const PerfEvent ICACHE_64B_IFTAG_MISS          = PerfEvent( "icache_64b.iftag_miss", "cpu/event=0x83,umask=0x2/" );
const PerfEvent ICACHE_64B_IFTAG_STALL         = PerfEvent( "icache_64b.iftag_stall", "cpu/event=0x83,umask=0x4/" );
const PerfEvent IDQ_ALL_DSB_CYCLES_4_UOPS      = PerfEvent( "idq.all_dsb_cycles_4_uops", "cpu/event=0x79,umask=0x18,cmask=4/" );
const PerfEvent IDQ_ALL_DSB_CYCLES_ANY_UOPS    = PerfEvent( "idq.all_dsb_cycles_any_uops", "cpu/event=0x79,umask=0x18,cmask=1/" );
const PerfEvent IDQ_ALL_MITE_CYCLES_4_UOPS     = PerfEvent( "idq.all_mite_cycles_4_uops", "cpu/event=0x79,umask=0x24,cmask=4/" );
const PerfEvent IDQ_ALL_MITE_CYCLES_ANY_UOPS   = PerfEvent( "idq.all_mite_cycles_any_uops", "cpu/event=0x79,umask=0x24,cmask=1/" );
const PerfEvent IDQ_DSB_CYCLES                 = PerfEvent( "idq.dsb_cycles", "cpu/event=0x79,umask=0x8,cmask=1/" );
const PerfEvent IDQ_DSB_UOPS                   = PerfEvent( "idq.dsb_uops", "cpu/event=0x79,umask=0x8/" );
const PerfEvent IDQ_MITE_CYCLES                = PerfEvent( "idq.mite_cycles", "cpu/event=0x79,umask=0x4,cmask=1/" );
const PerfEvent IDQ_MITE_UOPS                  = PerfEvent( "idq.mite_uops", "cpu/event=0x79,umask=0x4/" );
const PerfEvent IDQ_MS_CYCLES                  = PerfEvent( "idq.ms_cycles", "cpu/event=0x79,umask=0x30,cmask=1/" );
const PerfEvent IDQ_MS_DSB_CYCLES              = PerfEvent( "idq.ms_dsb_cycles", "cpu/event=0x79,umask=0x10,cmask=1/" );
const PerfEvent IDQ_MS_MITE_UOPS               = PerfEvent( "idq.ms_mite_uops", "cpu/event=0x79,umask=0x20/" );
const PerfEvent IDQ_MS_SWITCHES                = PerfEvent( "idq.ms_switches", "cpu/event=0x79,umask=0x30,edge=1,cmask=1/" );
const PerfEvent IDQ_MS_UOPS                    = PerfEvent( "idq.ms_uops", "cpu/event=0x79,umask=0x30/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CORE    = PerfEvent( "idq_uops_not_delivered.core", "cpu/event=0x9c,umask=0x1/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE = PerfEvent( "idq_uops_not_delivered.cycles_0_uops_deliv.core", "cpu/event=0x9c,umask=0x1,cmask=4/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK = PerfEvent( "idq_uops_not_delivered.cycles_fe_was_ok", "cpu/event=0x9c,umask=0x1,inv=1,cmask=1/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE = PerfEvent( "idq_uops_not_delivered.cycles_le_1_uop_deliv.core", "cpu/event=0x9c,umask=0x1,cmask=3/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE = PerfEvent( "idq_uops_not_delivered.cycles_le_2_uop_deliv.core", "cpu/event=0x9c,umask=0x1,cmask=2/" );
const PerfEvent IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE = PerfEvent( "idq_uops_not_delivered.cycles_le_3_uop_deliv.core", "cpu/event=0x9c,umask=0x1,cmask=1/" );
const PerfEvent ILD_STALL_LCP                  = PerfEvent( "ild_stall.lcp", "cpu/event=0x87,umask=0x1/" );
const PerfEvent INST_RETIRED_ANY               = PerfEvent( "inst_retired.any", "cpu/event=0xc0,umask=0x0/" );
const PerfEvent INST_RETIRED_ANY_P             = PerfEvent( "inst_retired.any_p", "cpu/event=0xc0,umask=0x0/" );
const PerfEvent INST_RETIRED_PREC_DIST         = PerfEvent( "inst_retired.prec_dist", "cpu/event=0xc0,umask=0x1/p" );
const PerfEvent INST_RETIRED_TOTAL_CYCLES_PS   = PerfEvent( "inst_retired.total_cycles_ps", "cpu/event=0xc0,umask=0x1,inv=1,cmask=10/p" );
const PerfEvent INT_MISC_CLEAR_RESTEER_CYCLES  = PerfEvent( "int_misc.clear_resteer_cycles", "cpu/event=0xd,umask=0x80/" );
const PerfEvent INT_MISC_RECOVERY_CYCLES       = PerfEvent( "int_misc.recovery_cycles", "cpu/event=0xd,umask=0x1/" );
const PerfEvent INT_MISC_RECOVERY_CYCLES_ANY   = PerfEvent( "int_misc.recovery_cycles_any", "cpu/event=0xd,umask=0x1,any=1/" );
const PerfEvent ITLB_ITLB_FLUSH                = PerfEvent( "itlb.itlb_flush", "cpu/event=0xae,umask=0x1/" );
const PerfEvent ITLB_MISSES_MISS_CAUSES_A_WALK = PerfEvent( "itlb_misses.miss_causes_a_walk", "cpu/event=0x85,umask=0x1/" );
const PerfEvent ITLB_MISSES_STLB_HIT           = PerfEvent( "itlb_misses.stlb_hit", "cpu/event=0x85,umask=0x20/" );
const PerfEvent ITLB_MISSES_WALK_ACTIVE        = PerfEvent( "itlb_misses.walk_active", "cpu/event=0x85,umask=0x10,cmask=1/" );
const PerfEvent ITLB_MISSES_WALK_COMPLETED     = PerfEvent( "itlb_misses.walk_completed", "cpu/event=0x85,umask=0xe/" );
const PerfEvent ITLB_MISSES_WALK_COMPLETED_1G  = PerfEvent( "itlb_misses.walk_completed_1g", "cpu/event=0x85,umask=0x8/" );
const PerfEvent ITLB_MISSES_WALK_COMPLETED_2M_4M = PerfEvent( "itlb_misses.walk_completed_2m_4m", "cpu/event=0x85,umask=0x4/" );
const PerfEvent ITLB_MISSES_WALK_COMPLETED_4K  = PerfEvent( "itlb_misses.walk_completed_4k", "cpu/event=0x85,umask=0x2/" );
const PerfEvent ITLB_MISSES_WALK_PENDING       = PerfEvent( "itlb_misses.walk_pending", "cpu/event=0x85,umask=0x10/" );
const PerfEvent L1D_REPLACEMENT                = PerfEvent( "l1d.replacement", "cpu/event=0x51,umask=0x1/" );
const PerfEvent L1D_PEND_MISS_FB_FULL          = PerfEvent( "l1d_pend_miss.fb_full", "cpu/event=0x48,umask=0x2/" );
const PerfEvent L1D_PEND_MISS_PENDING          = PerfEvent( "l1d_pend_miss.pending", "cpu/event=0x48,umask=0x1/" );
const PerfEvent L1D_PEND_MISS_PENDING_CYCLES   = PerfEvent( "l1d_pend_miss.pending_cycles", "cpu/event=0x48,umask=0x1,cmask=1/" );
const PerfEvent L1D_PEND_MISS_PENDING_CYCLES_ANY = PerfEvent( "l1d_pend_miss.pending_cycles_any", "cpu/event=0x48,umask=0x1,any=1,cmask=1/" );
const PerfEvent L2_LINES_IN_ALL                = PerfEvent( "l2_lines_in.all", "cpu/event=0xf1,umask=0x1f/" );
const PerfEvent L2_LINES_OUT_NON_SILENT        = PerfEvent( "l2_lines_out.non_silent", "cpu/event=0xf2,umask=0x2/" );
const PerfEvent L2_LINES_OUT_SILENT            = PerfEvent( "l2_lines_out.silent", "cpu/event=0xf2,umask=0x1/" );
const PerfEvent L2_LINES_OUT_USELESS_HWPF      = PerfEvent( "l2_lines_out.useless_hwpf", "cpu/event=0xf2,umask=0x4/" );
const PerfEvent L2_LINES_OUT_USELESS_PREF      = PerfEvent( "l2_lines_out.useless_pref", "cpu/event=0xf2,umask=0x4/" );
const PerfEvent L2_RQSTS_ALL_CODE_RD           = PerfEvent( "l2_rqsts.all_code_rd", "cpu/event=0x24,umask=0xe4/" );
const PerfEvent L2_RQSTS_ALL_DEMAND_DATA_RD    = PerfEvent( "l2_rqsts.all_demand_data_rd", "cpu/event=0x24,umask=0xe1/" );
const PerfEvent L2_RQSTS_ALL_DEMAND_MISS       = PerfEvent( "l2_rqsts.all_demand_miss", "cpu/event=0x24,umask=0x27/" );
const PerfEvent L2_RQSTS_ALL_DEMAND_REFERENCES = PerfEvent( "l2_rqsts.all_demand_references", "cpu/event=0x24,umask=0xe7/" );
const PerfEvent L2_RQSTS_ALL_PF                = PerfEvent( "l2_rqsts.all_pf", "cpu/event=0x24,umask=0xf8/" );
const PerfEvent L2_RQSTS_ALL_RFO               = PerfEvent( "l2_rqsts.all_rfo", "cpu/event=0x24,umask=0xe2/" );
const PerfEvent L2_RQSTS_CODE_RD_HIT           = PerfEvent( "l2_rqsts.code_rd_hit", "cpu/event=0x24,umask=0xc4/" );
const PerfEvent L2_RQSTS_CODE_RD_MISS          = PerfEvent( "l2_rqsts.code_rd_miss", "cpu/event=0x24,umask=0x24/" );
const PerfEvent L2_RQSTS_DEMAND_DATA_RD_HIT    = PerfEvent( "l2_rqsts.demand_data_rd_hit", "cpu/event=0x24,umask=0xc1/" );
const PerfEvent L2_RQSTS_DEMAND_DATA_RD_MISS   = PerfEvent( "l2_rqsts.demand_data_rd_miss", "cpu/event=0x24,umask=0x21/" );
const PerfEvent L2_RQSTS_MISS                  = PerfEvent( "l2_rqsts.miss", "cpu/event=0x24,umask=0x3f/" );
const PerfEvent L2_RQSTS_PF_HIT                = PerfEvent( "l2_rqsts.pf_hit", "cpu/event=0x24,umask=0xd8/" );
const PerfEvent L2_RQSTS_PF_MISS               = PerfEvent( "l2_rqsts.pf_miss", "cpu/event=0x24,umask=0x38/" );
const PerfEvent L2_RQSTS_REFERENCES            = PerfEvent( "l2_rqsts.references", "cpu/event=0x24,umask=0xff/" );
const PerfEvent L2_RQSTS_RFO_HIT               = PerfEvent( "l2_rqsts.rfo_hit", "cpu/event=0x24,umask=0xc2/" );
const PerfEvent L2_RQSTS_RFO_MISS              = PerfEvent( "l2_rqsts.rfo_miss", "cpu/event=0x24,umask=0x22/" );
const PerfEvent L2_TRANS_L2_WB                 = PerfEvent( "l2_trans.l2_wb", "cpu/event=0xf0,umask=0x40/" );
const PerfEvent LD_BLOCKS_NO_SR                = PerfEvent( "ld_blocks.no_sr", "cpu/event=0x3,umask=0x8/" );
const PerfEvent LD_BLOCKS_STORE_FORWARD        = PerfEvent( "ld_blocks.store_forward", "cpu/event=0x3,umask=0x2/" );
const PerfEvent LD_BLOCKS_PARTIAL_ADDRESS_ALIAS = PerfEvent( "ld_blocks_partial.address_alias", "cpu/event=0x7,umask=0x1/" );
const PerfEvent LOAD_HIT_PRE_SW_PF             = PerfEvent( "load_hit_pre.sw_pf", "cpu/event=0x4c,umask=0x1/" );
const PerfEvent LONGEST_LAT_CACHE_MISS         = PerfEvent( "longest_lat_cache.miss", "cpu/event=0x2e,umask=0x41/" );
const PerfEvent LONGEST_LAT_CACHE_REFERENCE    = PerfEvent( "longest_lat_cache.reference", "cpu/event=0x2e,umask=0x4f/" );
const PerfEvent LSD_CYCLES_4_UOPS              = PerfEvent( "lsd.cycles_4_uops", "cpu/event=0xa8,umask=0x1,cmask=4/" );
const PerfEvent LSD_CYCLES_ACTIVE              = PerfEvent( "lsd.cycles_active", "cpu/event=0xa8,umask=0x1,cmask=1/" );
const PerfEvent LSD_UOPS                       = PerfEvent( "lsd.uops", "cpu/event=0xa8,umask=0x1/" );
const PerfEvent MACHINE_CLEARS_COUNT           = PerfEvent( "machine_clears.count", "cpu/event=0xc3,umask=0x1,edge=1,cmask=1/" );
const PerfEvent MACHINE_CLEARS_MEMORY_ORDERING = PerfEvent( "machine_clears.memory_ordering", "cpu/event=0xc3,umask=0x2/" );
const PerfEvent MACHINE_CLEARS_SMC             = PerfEvent( "machine_clears.smc", "cpu/event=0xc3,umask=0x4/" );
const PerfEvent MEM_INST_RETIRED_ALL_LOADS     = PerfEvent( "mem_inst_retired.all_loads", "cpu/event=0xd0,umask=0x81/" );
const PerfEvent MEM_INST_RETIRED_ALL_STORES    = PerfEvent( "mem_inst_retired.all_stores", "cpu/event=0xd0,umask=0x82/" );
const PerfEvent MEM_INST_RETIRED_LOCK_LOADS    = PerfEvent( "mem_inst_retired.lock_loads", "cpu/event=0xd0,umask=0x21/" );
const PerfEvent MEM_INST_RETIRED_SPLIT_LOADS   = PerfEvent( "mem_inst_retired.split_loads", "cpu/event=0xd0,umask=0x41/" );
const PerfEvent MEM_INST_RETIRED_SPLIT_STORES  = PerfEvent( "mem_inst_retired.split_stores", "cpu/event=0xd0,umask=0x42/" );
const PerfEvent MEM_INST_RETIRED_STLB_MISS_LOADS = PerfEvent( "mem_inst_retired.stlb_miss_loads", "cpu/event=0xd0,umask=0x11/" );
const PerfEvent MEM_INST_RETIRED_STLB_MISS_STORES = PerfEvent( "mem_inst_retired.stlb_miss_stores", "cpu/event=0xd0,umask=0x12/" );
const PerfEvent MEM_LOAD_L3_HIT_RETIRED_XSNP_HIT = PerfEvent( "mem_load_l3_hit_retired.xsnp_hit", "cpu/event=0xd2,umask=0x2/" );
const PerfEvent MEM_LOAD_L3_HIT_RETIRED_XSNP_HITM = PerfEvent( "mem_load_l3_hit_retired.xsnp_hitm", "cpu/event=0xd2,umask=0x4/" );
const PerfEvent MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS = PerfEvent( "mem_load_l3_hit_retired.xsnp_miss", "cpu/event=0xd2,umask=0x1/" );
const PerfEvent MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE = PerfEvent( "mem_load_l3_hit_retired.xsnp_none", "cpu/event=0xd2,umask=0x8/" );
const PerfEvent MEM_LOAD_MISC_RETIRED_UC       = PerfEvent( "mem_load_misc_retired.uc", "cpu/event=0xd4,umask=0x4/" );
const PerfEvent MEM_LOAD_RETIRED_FB_HIT        = PerfEvent( "mem_load_retired.fb_hit", "cpu/event=0xd1,umask=0x40/" );
const PerfEvent MEM_LOAD_RETIRED_L1_HIT        = PerfEvent( "mem_load_retired.l1_hit", "cpu/event=0xd1,umask=0x1/" );
const PerfEvent MEM_LOAD_RETIRED_L1_MISS       = PerfEvent( "mem_load_retired.l1_miss", "cpu/event=0xd1,umask=0x8/" );
const PerfEvent MEM_LOAD_RETIRED_L2_HIT        = PerfEvent( "mem_load_retired.l2_hit", "cpu/event=0xd1,umask=0x2/" );
const PerfEvent MEM_LOAD_RETIRED_L2_MISS       = PerfEvent( "mem_load_retired.l2_miss", "cpu/event=0xd1,umask=0x10/" );
const PerfEvent MEM_LOAD_RETIRED_L3_HIT        = PerfEvent( "mem_load_retired.l3_hit", "cpu/event=0xd1,umask=0x4/" );
const PerfEvent MEM_LOAD_RETIRED_L3_MISS       = PerfEvent( "mem_load_retired.l3_miss", "cpu/event=0xd1,umask=0x20/" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_128 = PerfEvent( "mem_trans_retired.load_latency_gt_128", "cpu/event=0xcd,umask=0x1,ldlat=0x80/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_16 = PerfEvent( "mem_trans_retired.load_latency_gt_16", "cpu/event=0xcd,umask=0x1,ldlat=0x10/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_256 = PerfEvent( "mem_trans_retired.load_latency_gt_256", "cpu/event=0xcd,umask=0x1,ldlat=0x100/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_32 = PerfEvent( "mem_trans_retired.load_latency_gt_32", "cpu/event=0xcd,umask=0x1,ldlat=0x20/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_4 = PerfEvent( "mem_trans_retired.load_latency_gt_4", "cpu/event=0xcd,umask=0x1,ldlat=0x4/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_512 = PerfEvent( "mem_trans_retired.load_latency_gt_512", "cpu/event=0xcd,umask=0x1,ldlat=0x200/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_64 = PerfEvent( "mem_trans_retired.load_latency_gt_64", "cpu/event=0xcd,umask=0x1,ldlat=0x40/p" );
const PerfEvent MEM_TRANS_RETIRED_LOAD_LATENCY_GT_8 = PerfEvent( "mem_trans_retired.load_latency_gt_8", "cpu/event=0xcd,umask=0x1,ldlat=0x8/p" );
const PerfEvent MEMORY_DISAMBIGUATION_HISTORY_RESET = PerfEvent( "memory_disambiguation.history_reset", "cpu/event=0x9,umask=0x1/" );
const PerfEvent OFFCORE_REQUESTS_ALL_DATA_RD   = PerfEvent( "offcore_requests.all_data_rd", "cpu/event=0xb0,umask=0x8/" );
const PerfEvent OFFCORE_REQUESTS_ALL_REQUESTS  = PerfEvent( "offcore_requests.all_requests", "cpu/event=0xb0,umask=0x80/" );
const PerfEvent OFFCORE_REQUESTS_DEMAND_CODE_RD = PerfEvent( "offcore_requests.demand_code_rd", "cpu/event=0xb0,umask=0x2/" );
const PerfEvent OFFCORE_REQUESTS_DEMAND_DATA_RD = PerfEvent( "offcore_requests.demand_data_rd", "cpu/event=0xb0,umask=0x1/" );
const PerfEvent OFFCORE_REQUESTS_DEMAND_RFO    = PerfEvent( "offcore_requests.demand_rfo", "cpu/event=0xb0,umask=0x4/" );
const PerfEvent OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_RD = PerfEvent( "offcore_requests.l3_miss_demand_data_rd", "cpu/event=0xb0,umask=0x10/" );
const PerfEvent OFFCORE_REQUESTS_BUFFER_SQ_FULL = PerfEvent( "offcore_requests_buffer.sq_full", "cpu/event=0xb2,umask=0x1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD = PerfEvent( "offcore_requests_outstanding.all_data_rd", "cpu/event=0x60,umask=0x8/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD = PerfEvent( "offcore_requests_outstanding.cycles_with_data_rd", "cpu/event=0x60,umask=0x8,cmask=1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_CODE_RD = PerfEvent( "offcore_requests_outstanding.cycles_with_demand_code_rd", "cpu/event=0x60,umask=0x2,cmask=1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_DATA_RD = PerfEvent( "offcore_requests_outstanding.cycles_with_demand_data_rd", "cpu/event=0x60,umask=0x1,cmask=1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO = PerfEvent( "offcore_requests_outstanding.cycles_with_demand_rfo", "cpu/event=0x60,umask=0x4,cmask=1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_L3_MISS_DEMAND_DATA_RD = PerfEvent( "offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd", "cpu/event=0x60,umask=0x10,cmask=1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD = PerfEvent( "offcore_requests_outstanding.demand_code_rd", "cpu/event=0x60,umask=0x2/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD = PerfEvent( "offcore_requests_outstanding.demand_data_rd", "cpu/event=0x60,umask=0x1/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6 = PerfEvent( "offcore_requests_outstanding.demand_data_rd_ge_6", "cpu/event=0x60,umask=0x1,cmask=6/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO = PerfEvent( "offcore_requests_outstanding.demand_rfo", "cpu/event=0x60,umask=0x4/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD = PerfEvent( "offcore_requests_outstanding.l3_miss_demand_data_rd", "cpu/event=0x60,umask=0x10/" );
const PerfEvent OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD_GE_6 = PerfEvent( "offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6", "cpu/event=0x60,umask=0x10,cmask=6/" );
const PerfEvent OFFCORE_RESPONSE               = PerfEvent( "offcore_response", "cpu/event=0xb7,umask=0x1/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_ANY_RESPONSE = PerfEvent( "offcore_response.demand_code_rd.any_response", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_hit.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc01c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x4001c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10001c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2001c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x20001c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x801c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_hit.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1001c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_hit.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x401c0004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_hit_e.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40080004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_hit_m.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40040004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_hit_s.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40100004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_miss.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3ffc400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x43c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x103c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x23c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x203c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0xbc400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_miss.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x13c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_miss.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x7c400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc4000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x404000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1004000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x204000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2004000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x84000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x104000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l3_miss_local_dram.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x44000004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_hit_with_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x800400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.l4_hit_local_l4.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40400004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_ANY_SNOOP = PerfEvent( "offcore_response.demand_code_rd.supplier_none.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_HITM = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_MISS = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NONE = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_code_rd.supplier_none.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SPL_HIT = PerfEvent( "offcore_response.demand_code_rd.supplier_none.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40020004/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_ANY_RESPONSE = PerfEvent( "offcore_response.demand_data_rd.any_response", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_hit.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc01c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x4001c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10001c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2001c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x20001c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x801c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_hit.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1001c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_hit.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x401c0001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_hit_e.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40080001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_hit_m.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40040001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_hit_s.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40100001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_miss.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3ffc400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x43c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x103c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x23c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x203c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0xbc400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_miss.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x13c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_miss.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x7c400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc4000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x404000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1004000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x204000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2004000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x84000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x104000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l3_miss_local_dram.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x44000001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_hit_with_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x800400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.l4_hit_local_l4.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40400001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_ANY_SNOOP = PerfEvent( "offcore_response.demand_data_rd.supplier_none.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_HITM = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_MISS = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NONE = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_data_rd.supplier_none.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SPL_HIT = PerfEvent( "offcore_response.demand_data_rd.supplier_none.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40020001/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_ANY_RESPONSE = PerfEvent( "offcore_response.demand_rfo.any_response", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_hit.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc01c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x4001c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10001c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2001c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x20001c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x801c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_hit.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1001c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_hit.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x401c0002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_hit_e.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40080002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_hit_m.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40040002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_hit_s.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40100002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_miss.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3ffc400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x43c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x103c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x23c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x203c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0xbc400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_miss.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x13c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_miss.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x7c400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc4000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x404000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1004000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x204000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2004000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x84000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x104000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l3_miss_local_dram.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x44000002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_hit_with_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x800400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.l4_hit_local_l4.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40400002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_ANY_SNOOP = PerfEvent( "offcore_response.demand_rfo.supplier_none.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_HITM = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_MISS = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NON_DRAM = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NONE = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.demand_rfo.supplier_none.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100020002/" );
const PerfEvent OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SPL_HIT = PerfEvent( "offcore_response.demand_rfo.supplier_none.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40020002/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_ANY_RESPONSE = PerfEvent( "offcore_response.other.any_response", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x18000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_hit.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc01c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_hit.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x4001c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_hit.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x10001c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_hit.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2001c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_hit.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x20001c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_hit.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x801c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_hit.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1001c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_SPL_HIT = PerfEvent( "offcore_response.other.l3_hit.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x401c8000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_hit_e.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_hit_e.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_hit_e.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_hit_e.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_hit_e.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_hit_e.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_hit_e.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_E_SPL_HIT = PerfEvent( "offcore_response.other.l3_hit_e.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40088000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_hit_m.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_hit_m.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_hit_m.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_hit_m.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_hit_m.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_hit_m.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_hit_m.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_M_SPL_HIT = PerfEvent( "offcore_response.other.l3_hit_m.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40048000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_hit_s.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_hit_s.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_hit_s.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_hit_s.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_hit_s.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_hit_s.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_hit_s.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_HIT_S_SPL_HIT = PerfEvent( "offcore_response.other.l3_hit_s.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40108000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_miss.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3ffc408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_miss.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x43c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_miss.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x103c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_miss.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x23c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_miss.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x203c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_miss.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0xbc408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_miss.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x13c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_SPL_HIT = PerfEvent( "offcore_response.other.l3_miss.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x7c408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_ANY_SNOOP = PerfEvent( "offcore_response.other.l3_miss_local_dram.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc4008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x404008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_HITM = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1004008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_MISS = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x204008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2004008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NONE = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x84008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l3_miss_local_dram.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x104008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SPL_HIT = PerfEvent( "offcore_response.other.l3_miss_local_dram.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x44008000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_ANY_SNOOP = PerfEvent( "offcore_response.other.l4_hit_local_l4.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_hit_with_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x800408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HITM = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_MISS = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NONE = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.l4_hit_local_l4.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SPL_HIT = PerfEvent( "offcore_response.other.l4_hit_local_l4.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40408000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_ANY_SNOOP = PerfEvent( "offcore_response.other.supplier_none.any_snoop", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x3fc0028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_HIT_NO_FWD = PerfEvent( "offcore_response.other.supplier_none.snoop_hit_no_fwd", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x400028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_HITM = PerfEvent( "offcore_response.other.supplier_none.snoop_hitm", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x1000028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_MISS = PerfEvent( "offcore_response.other.supplier_none.snoop_miss", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x200028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NON_DRAM = PerfEvent( "offcore_response.other.supplier_none.snoop_non_dram", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x2000028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NONE = PerfEvent( "offcore_response.other.supplier_none.snoop_none", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x80028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NOT_NEEDED = PerfEvent( "offcore_response.other.supplier_none.snoop_not_needed", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x100028000/" );
const PerfEvent OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SPL_HIT = PerfEvent( "offcore_response.other.supplier_none.spl_hit", "cpu/event=0xb7,umask=0x1,offcore_rsp=0x40028000/" );
const PerfEvent OTHER_ASSISTS_ANY              = PerfEvent( "other_assists.any", "cpu/event=0xc1,umask=0x3f/" );
const PerfEvent PARTIAL_RAT_STALLS_SCOREBOARD  = PerfEvent( "partial_rat_stalls.scoreboard", "cpu/event=0x59,umask=0x1/" );
const PerfEvent RESOURCE_STALLS_ANY            = PerfEvent( "resource_stalls.any", "cpu/event=0xa2,umask=0x1/" );
const PerfEvent RESOURCE_STALLS_SB             = PerfEvent( "resource_stalls.sb", "cpu/event=0xa2,umask=0x8/" );
const PerfEvent ROB_MISC_EVENTS_LBR_INSERTS    = PerfEvent( "rob_misc_events.lbr_inserts", "cpu/event=0xcc,umask=0x20/" );
const PerfEvent ROB_MISC_EVENTS_PAUSE_INST     = PerfEvent( "rob_misc_events.pause_inst", "cpu/event=0xcc,umask=0x40/" );
const PerfEvent RS_EVENTS_EMPTY_CYCLES         = PerfEvent( "rs_events.empty_cycles", "cpu/event=0x5e,umask=0x1/" );
const PerfEvent RS_EVENTS_EMPTY_END            = PerfEvent( "rs_events.empty_end", "cpu/event=0x5e,umask=0x1,edge=1,inv=1,cmask=1/" );
const PerfEvent RTM_RETIRED_ABORTED            = PerfEvent( "rtm_retired.aborted", "cpu/event=0xc9,umask=0x4/" );
const PerfEvent RTM_RETIRED_ABORTED_EVENTS     = PerfEvent( "rtm_retired.aborted_events", "cpu/event=0xc9,umask=0x80/" );
const PerfEvent RTM_RETIRED_ABORTED_MEM        = PerfEvent( "rtm_retired.aborted_mem", "cpu/event=0xc9,umask=0x8/" );
const PerfEvent RTM_RETIRED_ABORTED_MEMTYPE    = PerfEvent( "rtm_retired.aborted_memtype", "cpu/event=0xc9,umask=0x40/" );
const PerfEvent RTM_RETIRED_ABORTED_TIMER      = PerfEvent( "rtm_retired.aborted_timer", "cpu/event=0xc9,umask=0x10/" );
const PerfEvent RTM_RETIRED_ABORTED_UNFRIENDLY = PerfEvent( "rtm_retired.aborted_unfriendly", "cpu/event=0xc9,umask=0x20/" );
const PerfEvent RTM_RETIRED_COMMIT             = PerfEvent( "rtm_retired.commit", "cpu/event=0xc9,umask=0x2/" );
const PerfEvent RTM_RETIRED_START              = PerfEvent( "rtm_retired.start", "cpu/event=0xc9,umask=0x1/" );
const PerfEvent SQ_MISC_SPLIT_LOCK             = PerfEvent( "sq_misc.split_lock", "cpu/event=0xf4,umask=0x10/" );
const PerfEvent SW_PREFETCH_ACCESS_NTA         = PerfEvent( "sw_prefetch_access.nta", "cpu/event=0x32,umask=0x1/" );
const PerfEvent SW_PREFETCH_ACCESS_PREFETCHW   = PerfEvent( "sw_prefetch_access.prefetchw", "cpu/event=0x32,umask=0x8/" );
const PerfEvent SW_PREFETCH_ACCESS_T0          = PerfEvent( "sw_prefetch_access.t0", "cpu/event=0x32,umask=0x2/" );
const PerfEvent SW_PREFETCH_ACCESS_T1_T2       = PerfEvent( "sw_prefetch_access.t1_t2", "cpu/event=0x32,umask=0x4/" );
const PerfEvent TLB_FLUSH_DTLB_THREAD          = PerfEvent( "tlb_flush.dtlb_thread", "cpu/event=0xbd,umask=0x1/" );
const PerfEvent TLB_FLUSH_STLB_ANY             = PerfEvent( "tlb_flush.stlb_any", "cpu/event=0xbd,umask=0x20/" );
const PerfEvent TX_EXEC_MISC1                  = PerfEvent( "tx_exec.misc1", "cpu/event=0x5d,umask=0x1/" );
const PerfEvent TX_EXEC_MISC2                  = PerfEvent( "tx_exec.misc2", "cpu/event=0x5d,umask=0x2/" );
const PerfEvent TX_EXEC_MISC3                  = PerfEvent( "tx_exec.misc3", "cpu/event=0x5d,umask=0x4/" );
const PerfEvent TX_EXEC_MISC4                  = PerfEvent( "tx_exec.misc4", "cpu/event=0x5d,umask=0x8/" );
const PerfEvent TX_EXEC_MISC5                  = PerfEvent( "tx_exec.misc5", "cpu/event=0x5d,umask=0x10/" );
const PerfEvent TX_MEM_ABORT_CAPACITY          = PerfEvent( "tx_mem.abort_capacity", "cpu/event=0x54,umask=0x2/" );
const PerfEvent TX_MEM_ABORT_CONFLICT          = PerfEvent( "tx_mem.abort_conflict", "cpu/event=0x54,umask=0x1/" );
const PerfEvent TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH = PerfEvent( "tx_mem.abort_hle_elision_buffer_mismatch", "cpu/event=0x54,umask=0x10/" );
const PerfEvent TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY = PerfEvent( "tx_mem.abort_hle_elision_buffer_not_empty", "cpu/event=0x54,umask=0x8/" );
const PerfEvent TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT = PerfEvent( "tx_mem.abort_hle_elision_buffer_unsupported_alignment", "cpu/event=0x54,umask=0x20/" );
const PerfEvent TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK = PerfEvent( "tx_mem.abort_hle_store_to_elided_lock", "cpu/event=0x54,umask=0x4/" );
const PerfEvent TX_MEM_HLE_ELISION_BUFFER_FULL = PerfEvent( "tx_mem.hle_elision_buffer_full", "cpu/event=0x54,umask=0x40/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_0    = PerfEvent( "uops_dispatched_port.port_0", "cpu/event=0xa1,umask=0x1/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_1    = PerfEvent( "uops_dispatched_port.port_1", "cpu/event=0xa1,umask=0x2/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_2    = PerfEvent( "uops_dispatched_port.port_2", "cpu/event=0xa1,umask=0x4/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_3    = PerfEvent( "uops_dispatched_port.port_3", "cpu/event=0xa1,umask=0x8/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_4    = PerfEvent( "uops_dispatched_port.port_4", "cpu/event=0xa1,umask=0x10/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_5    = PerfEvent( "uops_dispatched_port.port_5", "cpu/event=0xa1,umask=0x20/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_6    = PerfEvent( "uops_dispatched_port.port_6", "cpu/event=0xa1,umask=0x40/" );
const PerfEvent UOPS_DISPATCHED_PORT_PORT_7    = PerfEvent( "uops_dispatched_port.port_7", "cpu/event=0xa1,umask=0x80/" );
const PerfEvent UOPS_EXECUTED_CORE             = PerfEvent( "uops_executed.core", "cpu/event=0xb1,umask=0x2/" );
const PerfEvent UOPS_EXECUTED_CORE_CYCLES_GE_1 = PerfEvent( "uops_executed.core_cycles_ge_1", "cpu/event=0xb1,umask=0x2,cmask=1/" );
const PerfEvent UOPS_EXECUTED_CORE_CYCLES_GE_2 = PerfEvent( "uops_executed.core_cycles_ge_2", "cpu/event=0xb1,umask=0x2,cmask=2/" );
const PerfEvent UOPS_EXECUTED_CORE_CYCLES_GE_3 = PerfEvent( "uops_executed.core_cycles_ge_3", "cpu/event=0xb1,umask=0x2,cmask=3/" );
const PerfEvent UOPS_EXECUTED_CORE_CYCLES_GE_4 = PerfEvent( "uops_executed.core_cycles_ge_4", "cpu/event=0xb1,umask=0x2,cmask=4/" );
const PerfEvent UOPS_EXECUTED_CORE_CYCLES_NONE = PerfEvent( "uops_executed.core_cycles_none", "cpu/event=0xb1,umask=0x2,inv=1,cmask=1/" );
const PerfEvent UOPS_EXECUTED_CYCLES_GE_1_UOP_EXEC = PerfEvent( "uops_executed.cycles_ge_1_uop_exec", "cpu/event=0xb1,umask=0x1,cmask=1/" );
const PerfEvent UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC = PerfEvent( "uops_executed.cycles_ge_2_uops_exec", "cpu/event=0xb1,umask=0x1,cmask=2/" );
const PerfEvent UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC = PerfEvent( "uops_executed.cycles_ge_3_uops_exec", "cpu/event=0xb1,umask=0x1,cmask=3/" );
const PerfEvent UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC = PerfEvent( "uops_executed.cycles_ge_4_uops_exec", "cpu/event=0xb1,umask=0x1,cmask=4/" );
const PerfEvent UOPS_EXECUTED_STALL_CYCLES     = PerfEvent( "uops_executed.stall_cycles", "cpu/event=0xb1,umask=0x1,inv=1,cmask=1/" );
const PerfEvent UOPS_EXECUTED_THREAD           = PerfEvent( "uops_executed.thread", "cpu/event=0xb1,umask=0x1/" );
const PerfEvent UOPS_EXECUTED_X87              = PerfEvent( "uops_executed.x87", "cpu/event=0xb1,umask=0x10/" );
const PerfEvent UOPS_ISSUED_ANY                = PerfEvent( "uops_issued.any", "cpu/event=0xe,umask=0x1/" );
const PerfEvent UOPS_ISSUED_SLOW_LEA           = PerfEvent( "uops_issued.slow_lea", "cpu/event=0xe,umask=0x20/" );
const PerfEvent UOPS_ISSUED_STALL_CYCLES       = PerfEvent( "uops_issued.stall_cycles", "cpu/event=0xe,umask=0x1,inv=1,cmask=1/" );
const PerfEvent UOPS_ISSUED_VECTOR_WIDTH_MISMATCH = PerfEvent( "uops_issued.vector_width_mismatch", "cpu/event=0xe,umask=0x2/" );
const PerfEvent UOPS_RETIRED_RETIRE_SLOTS      = PerfEvent( "uops_retired.retire_slots", "cpu/event=0xc2,umask=0x2/" );
const PerfEvent UOPS_RETIRED_STALL_CYCLES      = PerfEvent( "uops_retired.stall_cycles", "cpu/event=0xc2,umask=0x2,inv=1,cmask=1/" );
const PerfEvent UOPS_RETIRED_TOTAL_CYCLES      = PerfEvent( "uops_retired.total_cycles", "cpu/event=0xc2,umask=0x2,inv=1,cmask=10/" );
const PerfEvent NoEvent = {"",""};
