{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685293950430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685293950431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 18:12:30 2023 " "Processing started: Sun May 28 18:12:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685293950431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293950431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293950431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685293952969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685293952969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaddresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryaddresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAddressControl-arc " "Found design unit 1: MemoryAddressControl-arc" {  } { { "MemoryAddressControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959018 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAddressControl " "Found entity 1: MemoryAddressControl" {  } { { "MemoryAddressControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-arc_fa " "Found design unit 1: full_add-arc_fa" {  } { { "full_add.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader-kr " "Found design unit 1: KeyboardReader-kr" {  } { { "KeyboardReader.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959024 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader " "Found entity 1: KeyboardReader" {  } { { "KeyboardReader.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "clkDIV.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "clkDIV.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminal_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminal_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Terminal_Count-arc_tc " "Found design unit 1: Terminal_Count-arc_tc" {  } { { "Terminal_Count.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Terminal_Count " "Found entity 1: Terminal_Count" {  } { { "Terminal_Count.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-arc_reg " "Found design unit 1: Registry-arc_reg" {  } { { "Registry.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Found entity 1: Registry" {  } { { "Registry.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arc_mux " "Found design unit 1: MUX2x1-arc_mux" {  } { { "MUX2x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arc_adder " "Found design unit 1: adder-arc_adder" {  } { { "adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-arc_mux " "Found design unit 1: MUX4x1-arc_mux" {  } { { "MUX4x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959029 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Found entity 1: MUX4x1" {  } { { "MUX4x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arc_cc " "Found design unit 1: Counter-arc_cc" {  } { { "Counter.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc_dec " "Found design unit 1: Decoder-arc_dec" {  } { { "Decoder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-arc_Keyscan " "Found design unit 1: KeyScan-arc_Keyscan" {  } { { "KeyScan.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959031 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "KeyScan.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-arcKC " "Found design unit 1: KeyControl-arcKC" {  } { { "KeyControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "KeyControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode-arc_kd " "Found design unit 1: KeyDecode-arc_kd" {  } { { "KeyDecode.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode " "Found entity 1: KeyDecode" {  } { { "KeyDecode.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCA-arc_sca " "Found design unit 1: SCA-arc_sca" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959033 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCA " "Found entity 1: SCA" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arc_slcdc " "Found design unit 1: SLCDC-arc_slcdc" {  } { { "SLCDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-arc_sr " "Found design unit 1: SerialReceiver-arc_sr" {  } { { "SerialReceiver.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDispatcher-arc_lcdd " "Found design unit 1: LCDDispatcher-arc_lcdd" {  } { { "LCDDispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959035 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDispatcher " "Found entity 1: LCDDispatcher" {  } { { "LCDDispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-arc_sc " "Found design unit 1: SerialControl-arc_sc" {  } { { "SerialControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-arc_sr " "Found design unit 1: ShiftRegister-arc_sr" {  } { { "ShiftRegister.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_Wrapper-arc_slcdc " "Found design unit 1: SLCDC_Wrapper-arc_slcdc" {  } { { "SLCDC_Wrapper.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_Wrapper " "Found entity 1: SLCDC_Wrapper" {  } { { "SLCDC_Wrapper.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arc " "Found design unit 1: SDC-arc" {  } { { "SDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-arc " "Found design unit 1: DoorController-arc" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959039 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-arc " "Found design unit 1: RingBufferControl-arc" {  } { { "RingBufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer-arc " "Found design unit 1: RingBuffer-arc" {  } { { "RingBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959041 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer " "Found entity 1: RingBuffer" {  } { { "RingBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OutputRegister.vhd " "Can't analyze file -- file OutputRegister.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685293959042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-arc " "Found design unit 1: BufferControl-arc" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959043 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-arc " "Found design unit 1: OutputBuffer-arc" {  } { { "OutputBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959044 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "OutputBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCA " "Elaborating entity \"SCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685293959068 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "inputPort 1 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"inputPort\" has 1/8 unassociated elements" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 "|SCA"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 3 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"outputPort\" has 3/8 unassociated elements" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 "|SCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:dm " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:dm\"" {  } { { "SCA.vhd" "dm" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:dm\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:dm\|CLKDIV:UCLK\"" {  } { { "DoorMechanism/door_mecanism.vhd" "UCLK" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:dm\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U6" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:dm\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\"" {  } { { "DoorMechanism/counter_pl.vhd" "U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "DoorMechanism/adder_rc.vhd" "\\SC:0:U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "DoorMechanism/counter_pl.vhd" "U2" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959073 "|SCA|door_mecanism:dm|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:dm\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U7" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 "|SCA|door_mecanism:dm|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:dm\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:dm\|door_emulation_seg:U0\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U0" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:ffperson " "Elaborating entity \"FFD\" for hierarchy \"FFD:ffperson\"" {  } { { "SCA.vhd" "ffperson" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:serialDoorC " "Elaborating entity \"SDC\" for hierarchy \"SDC:serialDoorC\"" {  } { { "SCA.vhd" "serialDoorC" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SDC:serialDoorC\|SerialReceiver:serialR " "Elaborating entity \"SerialReceiver\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\"" {  } { { "SDC.vhd" "serialR" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c " "Elaborating entity \"Counter\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\"" {  } { { "SerialReceiver.vhd" "c" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\"" {  } { { "Counter.vhd" "ad" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1 " "Elaborating entity \"full_add\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1\"" {  } { { "adder.vhd" "fa1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux " "Elaborating entity \"MUX2x1\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux\"" {  } { { "Counter.vhd" "mux" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg " "Elaborating entity \"Registry\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg\"" {  } { { "Counter.vhd" "reg" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terminal_Count SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc " "Elaborating entity \"Terminal_Count\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc\"" {  } { { "Counter.vhd" "utc" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc " "Elaborating entity \"SerialControl\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc\"" {  } { { "SerialReceiver.vhd" "sc" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr " "Elaborating entity \"ShiftRegister\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr\"" {  } { { "SerialReceiver.vhd" "sr" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:serialDoorC\|DoorController:doorControl " "Elaborating entity \"DoorController\" for hierarchy \"SDC:serialDoorC\|DoorController:doorControl\"" {  } { { "SDC.vhd" "doorControl" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState DoorController.vhd(25) " "VHDL Process Statement warning at DoorController.vhd(25): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 "|SCA|SDC:serialDoorC|DoorController:doorControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardReader KeyboardReader:kr " "Elaborating entity \"KeyboardReader\" for hierarchy \"KeyboardReader:kr\"" {  } { { "SCA.vhd" "kr" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecode KeyboardReader:kr\|KeyDecode:kd " "Elaborating entity \"KeyDecode\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\"" {  } { { "KeyboardReader.vhd" "kd" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock " "Elaborating entity \"CLKDIV\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock\"" {  } { { "KeyDecode.vhd" "clock" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\"" {  } { { "KeyDecode.vhd" "scan" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec\"" {  } { { "KeyScan.vhd" "dec" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x1 KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux " "Elaborating entity \"MUX4x1\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux\"" {  } { { "KeyScan.vhd" "mux" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control " "Elaborating entity \"KeyControl\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control\"" {  } { { "KeyDecode.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBuffer KeyboardReader:kr\|RingBuffer:rbuff " "Elaborating entity \"RingBuffer\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\"" {  } { { "KeyboardReader.vhd" "rbuff" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control " "Elaborating entity \"RingBufferControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control\"" {  } { { "RingBuffer.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAddressControl KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac " "Elaborating entity \"MemoryAddressControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac\"" {  } { { "RingBuffer.vhd" "mac" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory\"" {  } { { "RingBuffer.vhd" "memory" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer KeyboardReader:kr\|OutputBuffer:obuff " "Elaborating entity \"OutputBuffer\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\"" {  } { { "KeyboardReader.vhd" "obuff" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control " "Elaborating entity \"BufferControl\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control\"" {  } { { "OutputBuffer.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState BufferControl.vhd(23) " "VHDL Process Statement warning at BufferControl.vhd(23): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959103 "|SCA|KeyboardReader:kr|OutputBuffer:obuff|BufferControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:sl " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:sl\"" {  } { { "SCA.vhd" "sl" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDispatcher SLCDC:sl\|LCDDispatcher:lcdd " "Elaborating entity \"LCDDispatcher\" for hierarchy \"SLCDC:sl\|LCDDispatcher:lcdd\"" {  } { { "SLCDC.vhd" "lcdd" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dispatcher.vhd 2 1 " "Using design file dispatcher.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDispatcher-arc " "Found design unit 1: LCDDispatcher-arc" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685293959115 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "eq12 dispatcher.vhd(19) " "VHDL error at dispatcher.vhd(19): object \"eq12\" is used but not declared" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 19 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1685293959116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 28 18:12:39 2023 " "Processing ended: Sun May 28 18:12:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685293950430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685293950431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 18:12:30 2023 " "Processing started: Sun May 28 18:12:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685293950431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293950431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293950431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685293952969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685293952969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaddresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryaddresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAddressControl-arc " "Found design unit 1: MemoryAddressControl-arc" {  } { { "MemoryAddressControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959018 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAddressControl " "Found entity 1: MemoryAddressControl" {  } { { "MemoryAddressControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "DoorMechanism/full_adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-arc_fa " "Found design unit 1: full_add-arc_fa" {  } { { "full_add.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "DoorMechanism/door_mecanism.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "DoorMechanism/door_emulation_seg.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "DoorMechanism/counter_pl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doormechanism/adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doormechanism/adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "DoorMechanism/adder_rc.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader-kr " "Found design unit 1: KeyboardReader-kr" {  } { { "KeyboardReader.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959024 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader " "Found entity 1: KeyboardReader" {  } { { "KeyboardReader.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "clkDIV.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "clkDIV.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminal_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminal_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Terminal_Count-arc_tc " "Found design unit 1: Terminal_Count-arc_tc" {  } { { "Terminal_Count.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Terminal_Count " "Found entity 1: Terminal_Count" {  } { { "Terminal_Count.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-arc_reg " "Found design unit 1: Registry-arc_reg" {  } { { "Registry.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Found entity 1: Registry" {  } { { "Registry.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arc_mux " "Found design unit 1: MUX2x1-arc_mux" {  } { { "MUX2x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arc_adder " "Found design unit 1: adder-arc_adder" {  } { { "adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-arc_mux " "Found design unit 1: MUX4x1-arc_mux" {  } { { "MUX4x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959029 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Found entity 1: MUX4x1" {  } { { "MUX4x1.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arc_cc " "Found design unit 1: Counter-arc_cc" {  } { { "Counter.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc_dec " "Found design unit 1: Decoder-arc_dec" {  } { { "Decoder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-arc_Keyscan " "Found design unit 1: KeyScan-arc_Keyscan" {  } { { "KeyScan.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959031 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "KeyScan.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-arcKC " "Found design unit 1: KeyControl-arcKC" {  } { { "KeyControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "KeyControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode-arc_kd " "Found design unit 1: KeyDecode-arc_kd" {  } { { "KeyDecode.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode " "Found entity 1: KeyDecode" {  } { { "KeyDecode.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCA-arc_sca " "Found design unit 1: SCA-arc_sca" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959033 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCA " "Found entity 1: SCA" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arc_slcdc " "Found design unit 1: SLCDC-arc_slcdc" {  } { { "SLCDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-arc_sr " "Found design unit 1: SerialReceiver-arc_sr" {  } { { "SerialReceiver.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDispatcher-arc_lcdd " "Found design unit 1: LCDDispatcher-arc_lcdd" {  } { { "LCDDispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959035 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDispatcher " "Found entity 1: LCDDispatcher" {  } { { "LCDDispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-arc_sc " "Found design unit 1: SerialControl-arc_sc" {  } { { "SerialControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-arc_sr " "Found design unit 1: ShiftRegister-arc_sr" {  } { { "ShiftRegister.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_Wrapper-arc_slcdc " "Found design unit 1: SLCDC_Wrapper-arc_slcdc" {  } { { "SLCDC_Wrapper.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_Wrapper " "Found entity 1: SLCDC_Wrapper" {  } { { "SLCDC_Wrapper.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arc " "Found design unit 1: SDC-arc" {  } { { "SDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-arc " "Found design unit 1: DoorController-arc" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959039 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-arc " "Found design unit 1: RingBufferControl-arc" {  } { { "RingBufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer-arc " "Found design unit 1: RingBuffer-arc" {  } { { "RingBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959041 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer " "Found entity 1: RingBuffer" {  } { { "RingBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OutputRegister.vhd " "Can't analyze file -- file OutputRegister.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685293959042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-arc " "Found design unit 1: BufferControl-arc" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959043 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-arc " "Found design unit 1: OutputBuffer-arc" {  } { { "OutputBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959044 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "OutputBuffer.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCA " "Elaborating entity \"SCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685293959068 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "inputPort 1 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"inputPort\" has 1/8 unassociated elements" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 "|SCA"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 3 8 SCA.vhd(160) " "VHDL Incomplete Partial Association warning at SCA.vhd(160): port or argument \"outputPort\" has 3/8 unassociated elements" {  } { { "SCA.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 160 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 "|SCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:dm " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:dm\"" {  } { { "SCA.vhd" "dm" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:dm\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:dm\|CLKDIV:UCLK\"" {  } { { "DoorMechanism/door_mecanism.vhd" "UCLK" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:dm\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U6" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:dm\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\"" {  } { { "DoorMechanism/counter_pl.vhd" "U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "DoorMechanism/adder_rc.vhd" "\\SC:0:U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "DoorMechanism/counter_pl.vhd" "U2" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959073 "|SCA|door_mecanism:dm|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:dm\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U7" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:dm\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "DoorMechanism/ShiftRegister_lr.vhd" "U1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorMechanism/register_D_E_R_value.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 "|SCA|door_mecanism:dm|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:dm\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:dm\|door_emulation_seg:U0\"" {  } { { "DoorMechanism/door_mecanism.vhd" "U0" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorMechanism/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:ffperson " "Elaborating entity \"FFD\" for hierarchy \"FFD:ffperson\"" {  } { { "SCA.vhd" "ffperson" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:serialDoorC " "Elaborating entity \"SDC\" for hierarchy \"SDC:serialDoorC\"" {  } { { "SCA.vhd" "serialDoorC" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SDC:serialDoorC\|SerialReceiver:serialR " "Elaborating entity \"SerialReceiver\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\"" {  } { { "SDC.vhd" "serialR" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c " "Elaborating entity \"Counter\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\"" {  } { { "SerialReceiver.vhd" "c" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\"" {  } { { "Counter.vhd" "ad" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1 " "Elaborating entity \"full_add\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|adder:ad\|full_add:fa1\"" {  } { { "adder.vhd" "fa1" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux " "Elaborating entity \"MUX2x1\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|MUX2x1:mux\"" {  } { { "Counter.vhd" "mux" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg " "Elaborating entity \"Registry\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Registry:reg\"" {  } { { "Counter.vhd" "reg" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terminal_Count SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc " "Elaborating entity \"Terminal_Count\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|Counter:c\|Terminal_Count:utc\"" {  } { { "Counter.vhd" "utc" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc " "Elaborating entity \"SerialControl\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|SerialControl:sc\"" {  } { { "SerialReceiver.vhd" "sc" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr " "Elaborating entity \"ShiftRegister\" for hierarchy \"SDC:serialDoorC\|SerialReceiver:serialR\|ShiftRegister:sr\"" {  } { { "SerialReceiver.vhd" "sr" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:serialDoorC\|DoorController:doorControl " "Elaborating entity \"DoorController\" for hierarchy \"SDC:serialDoorC\|DoorController:doorControl\"" {  } { { "SDC.vhd" "doorControl" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState DoorController.vhd(25) " "VHDL Process Statement warning at DoorController.vhd(25): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DoorController.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 "|SCA|SDC:serialDoorC|DoorController:doorControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardReader KeyboardReader:kr " "Elaborating entity \"KeyboardReader\" for hierarchy \"KeyboardReader:kr\"" {  } { { "SCA.vhd" "kr" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecode KeyboardReader:kr\|KeyDecode:kd " "Elaborating entity \"KeyDecode\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\"" {  } { { "KeyboardReader.vhd" "kd" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock " "Elaborating entity \"CLKDIV\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|CLKDIV:clock\"" {  } { { "KeyDecode.vhd" "clock" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\"" {  } { { "KeyDecode.vhd" "scan" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|Decoder:dec\"" {  } { { "KeyScan.vhd" "dec" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x1 KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux " "Elaborating entity \"MUX4x1\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyScan:scan\|MUX4x1:mux\"" {  } { { "KeyScan.vhd" "mux" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control " "Elaborating entity \"KeyControl\" for hierarchy \"KeyboardReader:kr\|KeyDecode:kd\|KeyControl:control\"" {  } { { "KeyDecode.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBuffer KeyboardReader:kr\|RingBuffer:rbuff " "Elaborating entity \"RingBuffer\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\"" {  } { { "KeyboardReader.vhd" "rbuff" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control " "Elaborating entity \"RingBufferControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RingBufferControl:control\"" {  } { { "RingBuffer.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAddressControl KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac " "Elaborating entity \"MemoryAddressControl\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|MemoryAddressControl:mac\"" {  } { { "RingBuffer.vhd" "mac" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"KeyboardReader:kr\|RingBuffer:rbuff\|RAM:memory\"" {  } { { "RingBuffer.vhd" "memory" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 "|SCA|KeyboardReader:kr|RingBuffer:rbuff|RAM:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer KeyboardReader:kr\|OutputBuffer:obuff " "Elaborating entity \"OutputBuffer\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\"" {  } { { "KeyboardReader.vhd" "obuff" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control " "Elaborating entity \"BufferControl\" for hierarchy \"KeyboardReader:kr\|OutputBuffer:obuff\|BufferControl:control\"" {  } { { "OutputBuffer.vhd" "control" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState BufferControl.vhd(23) " "VHDL Process Statement warning at BufferControl.vhd(23): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BufferControl.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685293959103 "|SCA|KeyboardReader:kr|OutputBuffer:obuff|BufferControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:sl " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:sl\"" {  } { { "SCA.vhd" "sl" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDispatcher SLCDC:sl\|LCDDispatcher:lcdd " "Elaborating entity \"LCDDispatcher\" for hierarchy \"SLCDC:sl\|LCDDispatcher:lcdd\"" {  } { { "SLCDC.vhd" "lcdd" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685293959109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dispatcher.vhd 2 1 " "Using design file dispatcher.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDispatcher-arc " "Found design unit 1: LCDDispatcher-arc" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685293959115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685293959115 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "eq12 dispatcher.vhd(19) " "VHDL error at dispatcher.vhd(19): object \"eq12\" is used but not declared" {  } { { "dispatcher.vhd" "" { Text "D:/ISEL/2223/LEIC/s2/LIC/Testes/dispatcher.vhd" 19 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1685293959116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 28 18:12:39 2023 " "Processing ended: Sun May 28 18:12:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685293959207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685293959812 ""}
