Warning: Design 'DLX' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: S-2021.06-SP4
Date   : Tue Oct 17 20:40:24 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATAPATH_1/RD_EX_reg[4]
              (rising edge-triggered flip-flop clocked by CLK')
  Endpoint: DATAPATH_1/PC_reg[31]
            (rising edge-triggered flip-flop clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK' (rise edge)                                  0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  DATAPATH_1/RD_EX_reg[4]/CK (DFFR_X1)                    0.00       0.50 r
  DATAPATH_1/RD_EX_reg[4]/Q (DFFR_X1)                     0.11       0.61 r
  DATAPATH_1/dp_to_fu[RD_EX][4] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       0.61 r
  forwarding_unit_1/dp_to_fu[RD_EX][4] (forwarding_unit)
                                                          0.00       0.61 r
  forwarding_unit_1/U22/ZN (XNOR2_X1)                     0.07       0.68 r
  forwarding_unit_1/U18/ZN (AND2_X1)                      0.05       0.72 r
  forwarding_unit_1/U19/ZN (AND4_X2)                      0.06       0.79 r
  forwarding_unit_1/U30/ZN (NAND2_X1)                     0.03       0.82 f
  forwarding_unit_1/U31/ZN (NAND2_X1)                     0.05       0.87 r
  forwarding_unit_1/MUX_A_SEL[1] (forwarding_unit)        0.00       0.87 r
  DATAPATH_1/MUX_A_SEL[1] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       0.87 r
  DATAPATH_1/U86/ZN (INV_X1)                              0.03       0.90 f
  DATAPATH_1/U80/ZN (NAND2_X1)                            0.05       0.95 r
  DATAPATH_1/U64/ZN (INV_X1)                              0.04       0.98 f
  DATAPATH_1/U62/ZN (AOI22_X1)                            0.06       1.04 r
  DATAPATH_1/U25/ZN (OAI221_X4)                           0.09       1.13 f
  DATAPATH_1/ALU_1_i/DATA1[24] (ALU_N32)                  0.00       1.13 f
  DATAPATH_1/ALU_1_i/r79/B[24] (ALU_N32_DW01_cmp6_3)      0.00       1.13 f
  DATAPATH_1/ALU_1_i/r79/U395/ZN (INV_X1)                 0.04       1.17 r
  DATAPATH_1/ALU_1_i/r79/U32/ZN (AND2_X1)                 0.05       1.22 r
  DATAPATH_1/ALU_1_i/r79/U497/ZN (NOR2_X1)                0.03       1.25 f
  DATAPATH_1/ALU_1_i/r79/U299/ZN (NAND2_X1)               0.03       1.28 r
  DATAPATH_1/ALU_1_i/r79/U45/Z (BUF_X1)                   0.04       1.33 r
  DATAPATH_1/ALU_1_i/r79/U472/ZN (NAND3_X1)               0.03       1.36 f
  DATAPATH_1/ALU_1_i/r79/U389/ZN (NOR2_X1)                0.05       1.41 r
  DATAPATH_1/ALU_1_i/r79/U14/ZN (AND2_X2)                 0.05       1.46 r
  DATAPATH_1/ALU_1_i/r79/U3/ZN (AND2_X1)                  0.05       1.51 r
  DATAPATH_1/ALU_1_i/r79/U2/ZN (NOR2_X1)                  0.02       1.53 f
  DATAPATH_1/ALU_1_i/r79/U457/ZN (NAND3_X1)               0.03       1.56 r
  DATAPATH_1/ALU_1_i/r79/U441/ZN (NOR2_X1)                0.02       1.58 f
  DATAPATH_1/ALU_1_i/r79/LE (ALU_N32_DW01_cmp6_3)         0.00       1.58 f
  DATAPATH_1/ALU_1_i/U55/ZN (AND2_X1)                     0.04       1.63 f
  DATAPATH_1/ALU_1_i/U65/ZN (NOR2_X1)                     0.04       1.67 r
  DATAPATH_1/ALU_1_i/U66/ZN (AOI22_X1)                    0.03       1.70 f
  DATAPATH_1/ALU_1_i/U68/ZN (AOI221_X1)                   0.06       1.76 r
  DATAPATH_1/ALU_1_i/U18/Z (MUX2_X1)                      0.05       1.81 r
  DATAPATH_1/ALU_1_i/U36/ZN (NAND2_X1)                    0.03       1.84 f
  DATAPATH_1/ALU_1_i/OUTALU[31] (ALU_N32)                 0.00       1.84 f
  DATAPATH_1/U98/ZN (INV_X1)                              0.03       1.87 r
  DATAPATH_1/U92/ZN (OAI222_X1)                           0.05       1.92 f
  DATAPATH_1/PC_reg[31]/D (DFFR_X1)                       0.01       1.93 f
  data arrival time                                                  1.93

  clock CLK' (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  DATAPATH_1/PC_reg[31]/CK (DFFR_X1)                      0.00       1.50 r
  library setup time                                     -0.05       1.45
  data required time                                                 1.45
  --------------------------------------------------------------------------
  data required time                                                 1.45
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


1
