==================================================================
=====  Summary Report for RTL Simulation and FPGA Synthesis  =====
==================================================================

Project name: SobelFilter
FPGA Vendor: INTEL
Device Family: CycloneIV
Device: EP4CE115F29C7

Table of Contents
  1. Simulation Cycle Latency
  2. Timing Result
  3. Resource Usage


====== 1. Simulation Cycle Latency ======

N/A. Cycle latency is not available for custom testbench.

====== 2. Timing Result ======

+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 81.46 MHz ; 81.46 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+



====== 3. Resource Usage ======

Fitter Status : Successful - Mon Apr 20 11:36:38 2020
Quartus Prime Version : 17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name : top
Top-level Entity Name : top
Family : Cyclone IV E
Device : EP4CE115F29C8
Timing Models : Final
Total logic elements : 9,241 / 114,480 ( 8 % )
    Total combinational functions : 7,195 / 114,480 ( 6 % )
    Dedicated logic registers : 6,464 / 114,480 ( 6 % )
Total registers : 6464
Total pins : 0 / 529 ( 0 % )
Total virtual pins : 36
Total memory bits : 787,008 / 3,981,312 ( 20 % )
Embedded Multiplier 9-bit elements : 72 / 532 ( 14 % )
Total PLLs : 0 / 4 ( 0 % )

