

================================================================
== Vivado HLS Report for 'Matrix_Addition'
================================================================
* Date:           Sun Oct 15 19:51:22 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        Nucleus
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   40|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    8|    8|         4|          -|          -|     2|    no    |
        | + Loop 1.1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2     |   12|   12|         6|          -|          -|     2|    no    |
        | + Loop 2.1  |    4|    4|         2|          -|          -|     2|    no    |
        |- Loop 3     |    8|    8|         4|          -|          -|     2|    no    |
        | + Loop 3.1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 4     |    8|    8|         4|          -|          -|     2|    no    |
        | + Loop 4.1  |    2|    2|         1|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1004|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      36|     40|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    167|
|Register         |        -|      -|     577|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     613|   1211|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |             Instance             |             Module             | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |Matrix_Addition_CRTL_BUS_s_axi_U  |Matrix_Addition_CRTL_BUS_s_axi  |        0|      0|  36|  40|
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |Total                             |                                |        0|      0|  36|  40|
    +----------------------------------+--------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_414_p2              |     +    |      0|  0|   2|           2|           1|
    |i_2_fu_555_p2              |     +    |      0|  0|   2|           2|           1|
    |i_3_fu_714_p2              |     +    |      0|  0|   2|           2|           1|
    |i_fu_302_p2                |     +    |      0|  0|   2|           2|           1|
    |indvars_iv_next_fu_781_p2  |     +    |      0|  0|   3|           3|           2|
    |j_1_fu_452_p2              |     +    |      0|  0|   2|           2|           1|
    |j_2_fu_571_p2              |     +    |      0|  0|   2|           2|           1|
    |j_3_fu_741_p2              |     +    |      0|  0|   2|           2|           1|
    |j_fu_318_p2                |     +    |      0|  0|   2|           2|           1|
    |k_4_fu_420_p2              |     +    |      0|  0|   3|           2|           3|
    |k_5_fu_720_p2              |     +    |      0|  0|   3|           2|           3|
    |tmp_7_fu_775_p2            |     +    |      0|  0|   3|           1|           3|
    |tmp_fu_467_p2              |     +    |      0|  0|   3|           1|           3|
    |exitcond1_fu_708_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_565_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond3_fu_549_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond4_fu_446_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond5_fu_408_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond6_fu_312_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond7_fu_296_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_735_p2         |   icmp   |      0|  0|   2|           3|           3|
    |D1_1_1_1_fu_473_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_2_fu_480_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_3_fu_494_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_5_fu_501_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_6_fu_508_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_7_fu_515_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_8_fu_522_p3         |  select  |      0|  0|  32|           1|          32|
    |D1_1_1_fu_487_p3           |  select  |      0|  0|  32|           1|          32|
    |E1_0_0_2_fu_381_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_0_0_7_fu_352_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_0_1_2_fu_374_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_0_1_7_fu_344_p3         |  select  |      0|  0|  32|           1|           1|
    |E1_1_0_2_fu_367_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_0_7_fu_336_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_12_fu_644_p3        |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_1_fu_628_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_2_11_fu_636_p3      |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_2_fu_360_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_3_fu_652_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_5_fu_660_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_6_fu_667_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_7_13_fu_674_p3      |  select  |      0|  0|  32|           1|          32|
    |E1_1_1_7_fu_328_p3         |  select  |      0|  0|  32|           1|           1|
    |E1_1_1_8_fu_681_p3         |  select  |      0|  0|  32|           1|          32|
    |E1_load12_phi_fu_759_p3    |  select  |      0|  0|  32|           1|          32|
    |E1_load13_phi_fu_751_p3    |  select  |      0|  0|  32|           1|          32|
    |E_Din_A                    |  select  |      0|  0|  32|           1|          32|
    |tmp_11_fu_589_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_14_fu_605_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_15_fu_613_p3           |  select  |      0|  0|  31|           1|          31|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1004|          72|         941|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |E1_1_1_10_fu_84     |  32|          2|   32|         64|
    |E1_1_1_11_fu_88     |  32|          2|   32|         64|
    |E1_1_1_4_fu_76      |  32|          2|   32|         64|
    |E1_1_1_9_fu_80      |  32|          2|   32|         64|
    |E_WEN_A             |   4|          2|    4|          8|
    |ap_NS_fsm           |   4|         11|    1|         11|
    |i1_reg_116          |   2|          2|    2|          4|
    |i3_reg_138          |   2|          2|    2|          4|
    |i5_reg_182          |   2|          2|    2|          4|
    |i7_reg_228          |   2|          2|    2|          4|
    |indvars_iv_reg_204  |   3|          2|    3|          6|
    |j2_reg_127          |   2|          2|    2|          4|
    |j4_reg_161          |   2|          2|    2|          4|
    |j6_reg_193          |   2|          2|    2|          4|
    |j8_reg_249          |   2|          2|    2|          4|
    |k_1_reg_172         |   3|          2|    3|          6|
    |k_2_reg_216         |   3|          2|    3|          6|
    |k_3_reg_239         |   3|          2|    3|          6|
    |k_reg_149           |   3|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 167|         47|  164|        337|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |D1_1_1_10_fu_68      |  32|   0|   32|          0|
    |D1_1_1_11_fu_72      |  32|   0|   32|          0|
    |D1_1_1_4_fu_60       |  32|   0|   32|          0|
    |D1_1_1_9_fu_64       |  32|   0|   32|          0|
    |E1_0_1_fu_48         |  32|   0|   32|          0|
    |E1_0_1_load_reg_816  |  32|   0|   32|          0|
    |E1_1_1_10_fu_84      |  32|   0|   32|          0|
    |E1_1_1_11_fu_88      |  32|   0|   32|          0|
    |E1_1_1_4_fu_76       |  32|   0|   32|          0|
    |E1_1_1_9_fu_80       |  32|   0|   32|          0|
    |E1_1_1_fu_56         |  32|   0|   32|          0|
    |E1_1_1_load_reg_826  |  32|   0|   32|          0|
    |E1_1_fu_52           |  32|   0|   32|          0|
    |E1_1_load_reg_821    |  32|   0|   32|          0|
    |E1_fu_44             |  32|   0|   32|          0|
    |E1_load_reg_811      |  32|   0|   32|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |i1_reg_116           |   2|   0|    2|          0|
    |i3_reg_138           |   2|   0|    2|          0|
    |i5_reg_182           |   2|   0|    2|          0|
    |i7_reg_228           |   2|   0|    2|          0|
    |i_1_reg_882          |   2|   0|    2|          0|
    |i_2_reg_957          |   2|   0|    2|          0|
    |i_3_reg_982          |   2|   0|    2|          0|
    |i_reg_834            |   2|   0|    2|          0|
    |indvars_iv_reg_204   |   3|   0|    3|          0|
    |j2_reg_127           |   2|   0|    2|          0|
    |j4_reg_161           |   2|   0|    2|          0|
    |j6_reg_193           |   2|   0|    2|          0|
    |j8_reg_249           |   2|   0|    2|          0|
    |j_1_reg_931          |   2|   0|    2|          0|
    |k_1_reg_172          |   3|   0|    3|          0|
    |k_2_reg_216          |   3|   0|    3|          0|
    |k_3_reg_239          |   3|   0|    3|          0|
    |k_4_reg_887          |   3|   0|    3|          0|
    |k_5_reg_987          |   3|   0|    3|          0|
    |k_reg_149            |   3|   0|    3|          0|
    |tmp_1_reg_839        |   1|   0|    1|          0|
    |tmp_2_reg_892        |   1|   0|    1|          0|
    |tmp_4_reg_962        |   1|   0|    1|          0|
    |tmp_5_reg_941        |   1|   0|    1|          0|
    |tmp_6_reg_992        |   1|   0|    1|          0|
    |tmp_reg_949          |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 577|   0|  577|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |     CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |     CRTL_BUS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | Matrix_Addition | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | Matrix_Addition | return value |
|interrupt               | out |    1| ap_ctrl_hs | Matrix_Addition | return value |
|D_Addr_A                | out |   32|    bram    |        D        |     array    |
|D_EN_A                  | out |    1|    bram    |        D        |     array    |
|D_WEN_A                 | out |    4|    bram    |        D        |     array    |
|D_Din_A                 | out |   32|    bram    |        D        |     array    |
|D_Dout_A                |  in |   32|    bram    |        D        |     array    |
|D_Clk_A                 | out |    1|    bram    |        D        |     array    |
|D_Rst_A                 | out |    1|    bram    |        D        |     array    |
|E_Addr_A                | out |   32|    bram    |        E        |     array    |
|E_EN_A                  | out |    1|    bram    |        E        |     array    |
|E_WEN_A                 | out |    4|    bram    |        E        |     array    |
|E_Din_A                 | out |   32|    bram    |        E        |     array    |
|E_Dout_A                |  in |   32|    bram    |        E        |     array    |
|E_Clk_A                 | out |    1|    bram    |        E        |     array    |
|E_Rst_A                 | out |    1|    bram    |        E        |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

