[["Deep Learning Acceleration with Neuron-to-Memory Transformation.", ["Mohsen Imani", "Mohammad Samragh Razlighi", "Yeseong Kim", "Saransh Gupta", "Farinaz Koushanfar", "Tajana Rosing"], "https://doi.org/10.1109/HPCA47549.2020.00011", 14], ["HyGCN: A GCN Accelerator with Hybrid Architecture.", ["Mingyu Yan", "Lei Deng", "Xing Hu", "Ling Liang", "Yujing Feng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "https://doi.org/10.1109/HPCA47549.2020.00012", 15], ["ACR: Amnesic Checkpointing and Recovery.", ["Ismail Akturk", "Ulya R. Karpuzcu"], "https://doi.org/10.1109/HPCA47549.2020.00013", 14], ["Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems.", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Quan Chen", "Minyi Guo", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA47549.2020.00014", 14], ["SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training.", ["Eric Qin", "Ananda Samajdar", "Hyoukjun Kwon", "Vineet Nadella", "Sudarshan Srinivasan", "Dipankar Das", "Bharat Kaul", "Tushar Krishna"], "https://doi.org/10.1109/HPCA47549.2020.00015", 13], ["EMSim: A Microarchitecture-Level Simulation Tool for Modeling Electromagnetic Side-Channel Signals.", ["Nader Sehatbakhsh", "Baki Berkay Yilmaz", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA47549.2020.00016", 15], ["Impala: Algorithm/Architecture Co-Design for In-Memory Multi-Stride Pattern Matching.", ["Elaheh Sadredini", "Reza Rahimi", "Marzieh Lenjani", "Mircea Stan", "Kevin Skadron"], "https://doi.org/10.1109/HPCA47549.2020.00017", 13], ["A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study.", ["Ting-Ru Lin", "Drew Penney", "Massoud Pedram", "Lizhong Chen"], "https://doi.org/10.1109/HPCA47549.2020.00018", 12], ["IRONHIDE: A Secure Multicore that Efficiently Mitigates Microarchitecture State Attacks for Interactive Applications.", ["Hamza Omar", "Omer Khan"], "https://doi.org/10.1109/HPCA47549.2020.00019", 12], ["A New Side-Channel Vulnerability on Modern Computers by Exploiting Electromagnetic Emanations from the Power Management Unit.", ["Nader Sehatbakhsh", "Baki Berkay Yilmaz", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA47549.2020.00020", 16], ["Leaking Information Through Cache LRU States.", ["Wenjie Xiong", "Jakub Szefer"], "https://doi.org/10.1109/HPCA47549.2020.00021", 14], ["Baldur: A Power-Efficient and Scalable Network Using All-Optical Switches.", ["Mohammad Reza Jokar", "Junyi Qiu", "Frederic T. Chong", "Lynford L. Goddard", "John M. Dallesasse", "Milton Feng", "Yanjing Li"], "https://doi.org/10.1109/HPCA47549.2020.00022", 14], ["Twig: Multi-Agent Task Management for Colocated Latency-Critical Cloud Services.", ["Rajiv Nishtala", "Vinicius Petrucci", "Paul Carpenter", "Magnus Sjalander"], "https://doi.org/10.1109/HPCA47549.2020.00023", 13], ["QuickNN: Memory and Performance Optimization of k-d Tree Based Nearest Neighbor Search for 3D Point Clouds.", ["Reid Pinkham", "Shuqing Zeng", "Zhengya Zhang"], "https://doi.org/10.1109/HPCA47549.2020.00024", 13], ["CLITE: Efficient and QoS-Aware Co-Location of Multiple Latency-Critical Jobs for Warehouse Scale Computers.", ["Tirthak Patel", "Devesh Tiwari"], "https://doi.org/10.1109/HPCA47549.2020.00025", 14], ["Q-Zilla: A Scheduling Framework and Core Microarchitecture for Tail-Tolerant Microservices.", ["Amirhossein Mirhosseini", "Brendan L. West", "Geoffrey W. Blake", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA47549.2020.00026", 13], ["PREMA: A Predictive Multi-Task Scheduling Algorithm For Preemptible Neural Processing Units.", ["Yujeong Choi", "Minsoo Rhu"], "https://doi.org/10.1109/HPCA47549.2020.00027", 14], ["Domain-Specialized Cache Management for Graph Analytics.", ["Priyank Faldu", "Jeff Diamond", "Boris Grot"], "https://doi.org/10.1109/HPCA47549.2020.00028", 15], ["ALRESCHA: A Lightweight Reconfigurable Sparse-Computation Accelerator.", ["Bahar Asgari", "Ramyad Hadidi", "Tushar Krishna", "Hyesoon Kim", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/HPCA47549.2020.00029", 12], ["SpArch: Efficient Architecture for Sparse Matrix Multiplication.", ["Zhekai Zhang", "Hanrui Wang", "Song Han", "William J. Dally"], "https://doi.org/10.1109/HPCA47549.2020.00030", 14], ["Mitigating Voltage Drop in Resistive Memories by Dynamic RESET Voltage Regulation and Partition RESET.", ["Farzaneh Zokaee", "Lei Jiang"], "https://doi.org/10.1109/HPCA47549.2020.00031", 12], ["DRAM-Less: Hardware Acceleration of Data Processing with New Memory.", ["Jie Zhang", "Gyuyoung Park", "David Donofrio", "John Shalf", "Myoungsoo Jung"], "https://doi.org/10.1109/HPCA47549.2020.00032", 16], ["ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM.", ["Xin Xin", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA47549.2020.00033", 12], ["ResiRCA: A Resilient Energy Harvesting ReRAM Crossbar-Based Accelerator for Intelligent Embedded Processors.", ["Keni Qiu", "Nicholas Jao", "Mengying Zhao", "Cyan Subhra Mishra", "Gulsum Gudukbay", "Sethu Jose", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA47549.2020.00034", 13], ["A^3: Accelerating Attention Mechanisms in Neural Networks with Approximation.", ["Tae Jun Ham", "Sungjun Jung", "Seonghak Kim", "Young H. Oh", "Yeonhong Park", "Yoonho Song", "Jung-Hun Park", "Sanghee Lee", "Kyoung Park", "Jae W. Lee", "Deog-Kyoon Jeong"], "https://doi.org/10.1109/HPCA47549.2020.00035", 14], ["AccPar: Tensor Partitioning for Heterogeneous Deep Learning Accelerators.", ["Linghao Song", "Fan Chen", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA47549.2020.00036", 14], ["FLOWER and FaME: A Low Overhead Bit-Level Fault-map and Fault-Tolerance Approach for Deeply Scaled Memories.", ["Donald Kline Jr.", "Jiangwei Zhang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/HPCA47549.2020.00037", 13], ["Multi-Range Supported Oblivious RAM for Efficient Block Data Retrieval.", ["Yuezhi Che", "Rujia Wang"], "https://doi.org/10.1109/HPCA47549.2020.00038", 14], ["CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows.", ["Ipoom Jeong", "Seihoon Park", "Changmin Lee", "Won Woo Ro"], "https://doi.org/10.1109/HPCA47549.2020.00039", 14], ["Precise Runahead Execution.", ["Ajeya Naithani", "Josue Feliu", "Almutaz Adileh", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA47549.2020.00040", 14], ["BBS: Micro-Architecture Benchmarking Blockchain Systems through Machine Learning and Fuzzy Set.", ["Liang Zhu", "Chao Chen", "Zihao Su", "Weiguang Chen", "Tao Li", "Zhibin Yu"], "https://doi.org/10.1109/HPCA47549.2020.00041", 13], ["Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors.", ["Mehdi Alipour", "Stefanos Kaxiras", "David Black-Schaffer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA47549.2020.00042", 11], ["EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors.", ["Yunfan Li", "Lizhong Chen"], "https://doi.org/10.1109/HPCA47549.2020.00043", 12], ["DRAIN: Deadlock Removal for Arbitrary Irregular Networks.", ["Mayank Parasar", "Hossein Farrokhbakht", "Natalie D. Enright Jerger", "Paul V. Gratz", "Tushar Krishna", "Joshua San Miguel"], "https://doi.org/10.1109/HPCA47549.2020.00044", 14], ["SnackNoC: Processing in the Communication Layer.", ["Karthik Sangaiah", "Michael Lui", "Ragh Kuttappa", "Baris Taskin", "Mark Hempstead"], "https://doi.org/10.1109/HPCA47549.2020.00045", 13], ["PIXEL: Photonic Neural Network Accelerator.", ["Kyle Shiflett", "Dylan Wright", "Avinash Karanth", "Ahmed Louri"], "https://doi.org/10.1109/HPCA47549.2020.00046", 14], ["The Architectural Implications of Facebook's DNN-Based Personalized Recommendation.", ["Udit Gupta", "Carole-Jean Wu", "Xiaodong Wang", "Maxim Naumov", "Brandon Reagen", "David Brooks", "Bradford Cottel", "Kim M. Hazelwood", "Mark Hempstead", "Bill Jia", "Hsien-Hsin S. Lee", "Andrey Malevich", "Dheevatsa Mudigere", "Mikhail Smelyanskiy", "Liang Xiong", "Xuan Zhang"], "https://doi.org/10.1109/HPCA47549.2020.00047", 14], ["NVDIMM-C: A Byte-Addressable Non-Volatile Memory Module for Compatibility with Standard DDR Memory Interfaces.", ["Changmin Lee", "Wonjae Shin", "Dae Jeong Kim", "Yongjun Yu", "Sung-Joon Kim", "Taekyeong Ko", "Deokho Seo", "Jongmin Park", "Kwanghee Lee", "Seongho Choi", "Namhyung Kim", "Vishak G", "Arun George", "Vishwas V", "Donghun Lee", "Kang-Woo Choi", "Changbin Song", "Dohan Kim", "Insu Choi", "Ilgyu Jung", "Yong Ho Song", "Jinman Han"], "https://doi.org/10.1109/HPCA47549.2020.00048", 13], ["Missing the Forest for the Trees: End-to-End AI Application Performance in Edge Data Centers.", ["Daniel Richins", "Dharmisha Doshi", "Matthew Blackmore", "Aswathy Thulaseedharan Nair", "Neha Pathapati", "Ankit Patel", "Brainard Daguman", "Daniel Dobrijalowski", "Ramesh Illikkal", "Kevin Long", "David Zimmerman", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA47549.2020.00049", 14], ["Communication Lower Bound in Convolution Accelerators.", ["Xiaoming Chen", "Yinhe Han", "Yu Wang"], "https://doi.org/10.1109/HPCA47549.2020.00050", 13], ["Enabling Highly Efficient Capsule Networks Processing Through A PIM-Based Architecture Design.", ["Xingyao Zhang", "Shuaiwen Leon Song", "Chenhao Xie", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA47549.2020.00051", 14], ["Fulcrum: A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators.", ["Marzieh Lenjani", "Patricia Gonzalez", "Elaheh Sadredini", "Shuangchen Li", "Yuan Xie", "Ameen Akel", "Sean Eilert", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/HPCA47549.2020.00052", 14], ["BCoal: Bucketing-Based Memory Coalescing for Efficient and Secure GPUs.", ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "https://doi.org/10.1109/HPCA47549.2020.00053", 12], ["HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems.", ["Xiaowei Ren", "Daniel Lustig", "Evgeny Bolotin", "Aamer Jaleel", "Oreste Villa", "David W. Nellans"], "https://doi.org/10.1109/HPCA47549.2020.00054", 14], ["Griffin: Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems.", ["Trinayan Baruah", "Yifan Sun", "Ali Tolga Dincer", "Saiful A. Mojumder", "Jose L. Abellan", "Yash Ukidave", "Ajay Joshi", "Norman Rubin", "John Kim", "David R. Kaeli"], "https://doi.org/10.1109/HPCA47549.2020.00055", 14], ["EFLOPS: Algorithm and System Co-Design for a High Performance Distributed Training Platform.", ["Jianbo Dong", "Zheng Cao", "Tao Zhang", "Jianxi Ye", "Shaochuang Wang", "Fei Feng", "Li Zhao", "Xiaoyong Liu", "Liuyihan Song", "Liwei Peng", "Yiqun Guo", "Xiaowei Jiang", "Lingbo Tang", "Yin Du", "Yingya Zhang", "Pan Pan", "Yuan Xie"], "https://doi.org/10.1109/HPCA47549.2020.00056", 13], ["Techniques for Reducing the Connected-Standby Energy Consumption of Mobile Devices.", ["Jawad Haj-Yahya", "Yanos Sazeides", "Mohammed Alser", "Efraim Rotem", "Onur Mutlu"], "https://doi.org/10.1109/HPCA47549.2020.00057", 14], ["Experiences with ML-Driven Design: A NoC Case Study.", ["Jieming Yin", "Subhash Sethumurugan", "Yasuko Eckert", "Chintan Patel", "Alan Smith", "Eric Morton", "Mark Oskin", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA47549.2020.00058", 12], ["Hybrid2: Combining Caching and Migration in Hybrid Memory Systems.", ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "https://doi.org/10.1109/HPCA47549.2020.00059", 14], ["Charge-Aware DRAM Refresh Reduction with Value Transformation.", ["Seikwon Kim", "Wonsang Kwak", "Changdae Kim", "Daehyeon Baek", "Jaehyuk Huh"], "https://doi.org/10.1109/HPCA47549.2020.00060", 14], ["DWT: Decoupled Workload Tracing for Data Centers.", ["Jian Chen", "Ying Zhang", "Xiaowei Jiang", "Li Zhao", "Zheng Cao", "Qiang Liu"], "https://doi.org/10.1109/HPCA47549.2020.00061", 12], ["Tensaurus: A Versatile Accelerator for Mixed Sparse-Dense Tensor Computations.", ["Nitish Kumar Srivastava", "Hanchen Jin", "Shaden Smith", "Hongbo Rong", "David H. Albonesi", "Zhiru Zhang"], "https://doi.org/10.1109/HPCA47549.2020.00062", 14], ["A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms.", ["Jian Weng", "Sihao Liu", "Zhengrong Wang", "Vidushi Dadu", "Tony Nowatzki"], "https://doi.org/10.1109/HPCA47549.2020.00063", 14], ["Improving Predication Efficiency through Compaction/Restoration of SIMD Instructions.", ["Adrian Barredo", "Juan M. Cebrian", "Miquel Moreto", "Marc Casas", "Mateo Valero"], "https://doi.org/10.1109/HPCA47549.2020.00064", 12]]