#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9700d009c0 .scope module, "t_Lab3_BCD_to_Excess3" "t_Lab3_BCD_to_Excess3" 2 1;
 .timescale 0 0;
v0x7f9700d14b60_0 .var "clk", 0 0;
v0x7f9700d14c00_0 .var "rst", 0 0;
v0x7f9700d14ca0_0 .var "x", 0 0;
v0x7f9700d14d70_0 .net "z1", 0 0, v0x7f9700d11540_0;  1 drivers
v0x7f9700d14e00_0 .net "z2", 0 0, L_0x7f9700d16f90;  1 drivers
S_0x7f9700d00b20 .scope module, "M1" "Lab3_BCD_to_Excess3_state_diagram" 2 11, 3 1 0, S_0x7f9700d009c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "reset"
P_0x7f9700d00cd0 .param/l "S0" 0 3 3, C4<000>;
P_0x7f9700d00d10 .param/l "S1" 0 3 3, C4<001>;
P_0x7f9700d00d50 .param/l "S2" 0 3 3, C4<010>;
P_0x7f9700d00d90 .param/l "S3" 0 3 3, C4<011>;
P_0x7f9700d00dd0 .param/l "S4" 0 3 4, C4<100>;
P_0x7f9700d00e10 .param/l "S5" 0 3 4, C4<101>;
P_0x7f9700d00e50 .param/l "S6" 0 3 4, C4<110>;
v0x7f9700d011a0_0 .net "clock", 0 0, v0x7f9700d14b60_0;  1 drivers
v0x7f9700d11250_0 .var "now_state", 2 0;
v0x7f9700d11300_0 .var "nxt_state", 2 0;
v0x7f9700d113c0_0 .net "reset", 0 0, v0x7f9700d14c00_0;  1 drivers
v0x7f9700d11460_0 .net "x", 0 0, v0x7f9700d14ca0_0;  1 drivers
v0x7f9700d11540_0 .var "z", 0 0;
E_0x7f9700d01120 .event edge, v0x7f9700d11460_0, v0x7f9700d11250_0;
E_0x7f9700d01160/0 .event negedge, v0x7f9700d113c0_0;
E_0x7f9700d01160/1 .event posedge, v0x7f9700d011a0_0;
E_0x7f9700d01160 .event/or E_0x7f9700d01160/0, E_0x7f9700d01160/1;
S_0x7f9700d11620 .scope module, "M2" "Lab3_BCD_to_Excess3_structure" 2 12, 4 1 0, S_0x7f9700d009c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "reset"
L_0x7f9700d14ed0 .functor NOT 1, v0x7f9700d12570_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d150e0 .functor AND 1, v0x7f9700d12040_0, L_0x7f9700d14fa0, C4<1>, C4<1>;
L_0x7f9700d152d0 .functor AND 1, L_0x7f9700d150e0, L_0x7f9700d151d0, C4<1>, C4<1>;
L_0x7f9700d15380 .functor NOT 1, v0x7f9700d12570_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d153f0 .functor AND 1, L_0x7f9700d152d0, L_0x7f9700d15380, C4<1>, C4<1>;
L_0x7f9700d156b0 .functor AND 1, L_0x7f9700d153f0, L_0x7f9700d15530, C4<1>, C4<1>;
L_0x7f9700d15760 .functor NOT 1, v0x7f9700d12040_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15850 .functor AND 1, L_0x7f9700d156b0, L_0x7f9700d15760, C4<1>, C4<1>;
L_0x7f9700d15940 .functor NOT 1, v0x7f9700d11b20_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15a80 .functor AND 1, L_0x7f9700d15850, L_0x7f9700d15940, C4<1>, C4<1>;
L_0x7f9700d15af0 .functor NOT 1, v0x7f9700d12040_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15bc0 .functor AND 1, v0x7f9700d14ca0_0, L_0x7f9700d15af0, C4<1>, C4<1>;
L_0x7f9700d15cb0 .functor NOT 1, v0x7f9700d11b20_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15d90 .functor NOT 1, v0x7f9700d14ca0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15ee0 .functor AND 1, L_0x7f9700d15bc0, L_0x7f9700d15e00, C4<1>, C4<1>;
L_0x7f9700d15d20 .functor NOT 1, v0x7f9700d12570_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16050 .functor AND 1, L_0x7f9700d15ee0, L_0x7f9700d15d20, C4<1>, C4<1>;
L_0x7f9700d161d0 .functor NOT 1, v0x7f9700d12040_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d15fd0 .functor AND 1, L_0x7f9700d16050, L_0x7f9700d161d0, C4<1>, C4<1>;
L_0x7f9700d16380 .functor AND 1, L_0x7f9700d15fd0, v0x7f9700d11b20_0, C4<1>, C4<1>;
L_0x7f9700d16140 .functor NOT 1, v0x7f9700d14ca0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16540 .functor AND 1, v0x7f9700d12040_0, L_0x7f9700d162e0, C4<1>, C4<1>;
L_0x7f9700d165f0 .functor NOT 1, v0x7f9700d12570_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16720 .functor AND 1, L_0x7f9700d16540, L_0x7f9700d165f0, C4<1>, C4<1>;
L_0x7f9700d167b0 .functor NOT 1, v0x7f9700d12040_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d157d0 .functor AND 1, L_0x7f9700d16720, L_0x7f9700d167b0, C4<1>, C4<1>;
L_0x7f9700d169f0 .functor NOT 1, v0x7f9700d14ca0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16b40 .functor NOT 1, v0x7f9700d12570_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16920 .functor AND 1, L_0x7f9700d169f0, L_0x7f9700d16b40, C4<1>, C4<1>;
L_0x7f9700d16ce0 .functor NOT 1, v0x7f9700d12040_0, C4<0>, C4<0>, C4<0>;
L_0x7f9700d16eb0 .functor AND 1, L_0x7f9700d16920, L_0x7f9700d16a60, C4<1>, C4<1>;
L_0x7f9700d15630 .functor AND 1, L_0x7f9700d16eb0, L_0x7f9700d17020, C4<1>, C4<1>;
L_0x7f9700d17280 .functor AND 1, L_0x7f9700d15630, L_0x7f9700d16c30, C4<1>, C4<1>;
L_0x7f9700d16f20 .functor AND 1, L_0x7f9700d17280, v0x7f9700d12570_0, C4<1>, C4<1>;
L_0x7f9700d16f90 .functor AND 1, L_0x7f9700d16f20, v0x7f9700d11b20_0, C4<1>, C4<1>;
v0x7f9700d127a0_0 .net "D0", 0 0, L_0x7f9700d157d0;  1 drivers
v0x7f9700d12850_0 .net "D1", 0 0, L_0x7f9700d16380;  1 drivers
v0x7f9700d12930_0 .net "D2", 0 0, L_0x7f9700d15a80;  1 drivers
v0x7f9700d129c0_0 .net "Q0", 0 0, v0x7f9700d11b20_0;  1 drivers
v0x7f9700d12a70_0 .net "Q1", 0 0, v0x7f9700d12040_0;  1 drivers
v0x7f9700d12b40_0 .net "Q2", 0 0, v0x7f9700d12570_0;  1 drivers
v0x7f9700d12bf0_0 .net *"_s0", 0 0, L_0x7f9700d14ed0;  1 drivers
v0x7f9700d12c80_0 .net *"_s10", 0 0, L_0x7f9700d15380;  1 drivers
v0x7f9700d12d10_0 .net *"_s12", 0 0, L_0x7f9700d153f0;  1 drivers
v0x7f9700d12e20_0 .net *"_s14", 0 0, L_0x7f9700d15530;  1 drivers
v0x7f9700d12ed0_0 .net *"_s16", 0 0, L_0x7f9700d156b0;  1 drivers
v0x7f9700d12f80_0 .net *"_s18", 0 0, L_0x7f9700d15760;  1 drivers
v0x7f9700d13030_0 .net *"_s2", 0 0, L_0x7f9700d14fa0;  1 drivers
v0x7f9700d130e0_0 .net *"_s20", 0 0, L_0x7f9700d15850;  1 drivers
v0x7f9700d13190_0 .net *"_s22", 0 0, L_0x7f9700d15940;  1 drivers
v0x7f9700d13240_0 .net *"_s26", 0 0, L_0x7f9700d15af0;  1 drivers
v0x7f9700d132f0_0 .net *"_s28", 0 0, L_0x7f9700d15bc0;  1 drivers
v0x7f9700d13480_0 .net *"_s30", 0 0, L_0x7f9700d15cb0;  1 drivers
v0x7f9700d13510_0 .net *"_s32", 0 0, L_0x7f9700d15d90;  1 drivers
v0x7f9700d135c0_0 .net *"_s34", 0 0, L_0x7f9700d15e00;  1 drivers
v0x7f9700d13670_0 .net *"_s36", 0 0, L_0x7f9700d15ee0;  1 drivers
v0x7f9700d13720_0 .net *"_s38", 0 0, L_0x7f9700d15d20;  1 drivers
v0x7f9700d137d0_0 .net *"_s4", 0 0, L_0x7f9700d150e0;  1 drivers
v0x7f9700d13880_0 .net *"_s40", 0 0, L_0x7f9700d16050;  1 drivers
v0x7f9700d13930_0 .net *"_s42", 0 0, L_0x7f9700d161d0;  1 drivers
v0x7f9700d139e0_0 .net *"_s44", 0 0, L_0x7f9700d15fd0;  1 drivers
v0x7f9700d13a90_0 .net *"_s48", 0 0, L_0x7f9700d16140;  1 drivers
v0x7f9700d13b40_0 .net *"_s50", 0 0, L_0x7f9700d162e0;  1 drivers
v0x7f9700d13bf0_0 .net *"_s52", 0 0, L_0x7f9700d16540;  1 drivers
v0x7f9700d13ca0_0 .net *"_s54", 0 0, L_0x7f9700d165f0;  1 drivers
v0x7f9700d13d50_0 .net *"_s56", 0 0, L_0x7f9700d16720;  1 drivers
v0x7f9700d13e00_0 .net *"_s58", 0 0, L_0x7f9700d167b0;  1 drivers
v0x7f9700d13eb0_0 .net *"_s6", 0 0, L_0x7f9700d151d0;  1 drivers
v0x7f9700d133a0_0 .net *"_s62", 0 0, L_0x7f9700d169f0;  1 drivers
v0x7f9700d14140_0 .net *"_s64", 0 0, L_0x7f9700d16b40;  1 drivers
v0x7f9700d141d0_0 .net *"_s66", 0 0, L_0x7f9700d16920;  1 drivers
v0x7f9700d14270_0 .net *"_s68", 0 0, L_0x7f9700d16ce0;  1 drivers
v0x7f9700d14320_0 .net *"_s70", 0 0, L_0x7f9700d16a60;  1 drivers
v0x7f9700d143d0_0 .net *"_s72", 0 0, L_0x7f9700d16eb0;  1 drivers
v0x7f9700d14480_0 .net *"_s74", 0 0, L_0x7f9700d17020;  1 drivers
v0x7f9700d14530_0 .net *"_s76", 0 0, L_0x7f9700d15630;  1 drivers
v0x7f9700d145e0_0 .net *"_s78", 0 0, L_0x7f9700d16c30;  1 drivers
v0x7f9700d14690_0 .net *"_s8", 0 0, L_0x7f9700d152d0;  1 drivers
v0x7f9700d14740_0 .net *"_s80", 0 0, L_0x7f9700d17280;  1 drivers
v0x7f9700d147f0_0 .net *"_s82", 0 0, L_0x7f9700d16f20;  1 drivers
v0x7f9700d148a0_0 .net "clock", 0 0, v0x7f9700d14b60_0;  alias, 1 drivers
v0x7f9700d14930_0 .net "reset", 0 0, v0x7f9700d14c00_0;  alias, 1 drivers
v0x7f9700d14a40_0 .net "x", 0 0, v0x7f9700d14ca0_0;  alias, 1 drivers
v0x7f9700d14ad0_0 .net "z", 0 0, L_0x7f9700d16f90;  alias, 1 drivers
L_0x7f9700d14fa0 .arith/sum 1, v0x7f9700d11b20_0, L_0x7f9700d14ed0;
L_0x7f9700d151d0 .arith/sum 1, v0x7f9700d12040_0, v0x7f9700d14ca0_0;
L_0x7f9700d15530 .arith/sum 1, v0x7f9700d11b20_0, v0x7f9700d12570_0;
L_0x7f9700d15e00 .arith/sum 1, L_0x7f9700d15cb0, L_0x7f9700d15d90;
L_0x7f9700d162e0 .arith/sum 1, v0x7f9700d11b20_0, L_0x7f9700d16140;
L_0x7f9700d16a60 .arith/sum 1, L_0x7f9700d16ce0, v0x7f9700d14ca0_0;
L_0x7f9700d17020 .arith/sum 1, v0x7f9700d12040_0, v0x7f9700d12570_0;
L_0x7f9700d16c30 .arith/sum 1, v0x7f9700d12040_0, v0x7f9700d14ca0_0;
S_0x7f9700d11840 .scope module, "M0" "D_ff_AR" 4 16, 5 1 0, S_0x7f9700d11620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7f9700d11a70_0 .net "D", 0 0, L_0x7f9700d16380;  alias, 1 drivers
v0x7f9700d11b20_0 .var "Q", 0 0;
v0x7f9700d11bc0_0 .net "clk", 0 0, v0x7f9700d14b60_0;  alias, 1 drivers
v0x7f9700d11c90_0 .net "rst", 0 0, v0x7f9700d14c00_0;  alias, 1 drivers
S_0x7f9700d11d70 .scope module, "M1" "D_ff_AR" 4 15, 5 1 0, S_0x7f9700d11620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7f9700d11f90_0 .net "D", 0 0, L_0x7f9700d16380;  alias, 1 drivers
v0x7f9700d12040_0 .var "Q", 0 0;
v0x7f9700d120d0_0 .net "clk", 0 0, v0x7f9700d14b60_0;  alias, 1 drivers
v0x7f9700d121c0_0 .net "rst", 0 0, v0x7f9700d14c00_0;  alias, 1 drivers
S_0x7f9700d122a0 .scope module, "M2" "D_ff_AR" 4 14, 5 1 0, S_0x7f9700d11620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7f9700d124d0_0 .net "D", 0 0, L_0x7f9700d15a80;  alias, 1 drivers
v0x7f9700d12570_0 .var "Q", 0 0;
v0x7f9700d12610_0 .net "clk", 0 0, v0x7f9700d14b60_0;  alias, 1 drivers
v0x7f9700d126c0_0 .net "rst", 0 0, v0x7f9700d14c00_0;  alias, 1 drivers
    .scope S_0x7f9700d00b20;
T_0 ;
    %wait E_0x7f9700d01160;
    %load/vec4 v0x7f9700d113c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9700d11250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9700d11300_0;
    %assign/vec4 v0x7f9700d11250_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9700d00b20;
T_1 ;
    %wait E_0x7f9700d01120;
    %load/vec4 v0x7f9700d11250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x7f9700d11460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
T_1.9 ;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x7f9700d11460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
T_1.11 ;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7f9700d11460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9700d11300_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9700d00b20;
T_2 ;
    %wait E_0x7f9700d01120;
    %load/vec4 v0x7f9700d11250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x7f9700d11460_0;
    %inv;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x7f9700d11460_0;
    %inv;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7f9700d11460_0;
    %inv;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7f9700d11460_0;
    %inv;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7f9700d11460_0;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7f9700d11460_0;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f9700d11460_0;
    %store/vec4 v0x7f9700d11540_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9700d122a0;
T_3 ;
    %wait E_0x7f9700d01160;
    %load/vec4 v0x7f9700d126c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9700d12570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9700d124d0_0;
    %assign/vec4 v0x7f9700d12570_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9700d11d70;
T_4 ;
    %wait E_0x7f9700d01160;
    %load/vec4 v0x7f9700d121c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9700d12040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9700d11f90_0;
    %assign/vec4 v0x7f9700d12040_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9700d11840;
T_5 ;
    %wait E_0x7f9700d01160;
    %load/vec4 v0x7f9700d11c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9700d11b20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9700d11a70_0;
    %assign/vec4 v0x7f9700d11b20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9700d009c0;
T_6 ;
    %delay 400, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7f9700d009c0;
T_7 ;
    %vpi_call 2 17 "$dumpfile", "BCD_to_Excess3.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f9700d009c0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14b60_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f9700d14b60_0;
    %inv;
    %store/vec4 v0x7f9700d14b60_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x7f9700d009c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14c00_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9700d009c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9700d14ca0_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "t_Lab3_BCD_to_Excess3.v";
    "Lab3_BCD_to_Excess3 _state_diagram.v";
    "Lab3_BCD_to_Excess3_structure.v";
    "D_ff_AR.v";
