$date
	Tue Oct 15 09:36:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_tb $end
$var wire 1 ! L $end
$var wire 1 " G $end
$var wire 1 # E $end
$var reg 2 $ A [1:0] $end
$var reg 2 % B [1:0] $end
$scope module uut $end
$var wire 2 & A [1:0] $end
$var wire 2 ' B [1:0] $end
$var wire 1 # E $end
$var wire 1 " G $end
$var wire 1 ! L $end
$var parameter 32 ( nb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#20
0#
1!
b1 %
b1 '
#40
0#
b10 %
b10 '
#60
b11 %
b11 '
#80
0#
1"
0!
b1 $
b1 &
b0 %
b0 '
#100
1#
0"
b1 %
b1 '
#120
0#
0"
1!
b10 %
b10 '
#140
b11 %
b11 '
#160
1"
0!
b10 $
b10 &
b0 %
b0 '
#180
b1 %
b1 '
#200
0"
1#
b10 %
b10 '
#220
0#
1!
b11 %
b11 '
#240
1"
0!
b11 $
b11 &
b0 %
b0 '
#260
b1 %
b1 '
#280
b10 %
b10 '
#300
0"
1#
b11 %
b11 '
#320
