Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 04:22:00 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BBa_control_sets_placed.rpt
| Design       : BBa
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           33 |
| Yes          | No                    | No                     |              73 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              67 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+--------------------------+------------------+----------------+--------------+
|     Clock Signal    |      Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------+--------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG   | RTrig                   | count0                   |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG   | RPeriod_valid_reg_n_0   |                          |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG   |                         |                          |                4 |              5 |         1.25 |
|  IN106/IN432476/CLK | IN106/Digit[3]_i_1_n_0  |                          |                4 |              5 |         1.25 |
|  IN106/IN432476/CLK |                         |                          |                4 |             16 |         4.00 |
|  clk100_IBUF_BUFG   |                         | count0                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG   |                         | IN106/IN432476/New_Clock |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG   | m0/uint32_o[31]_i_1_n_0 |                          |                4 |             32 |         8.00 |
|  clk100_IBUF_BUFG   | RPeriod                 | count0                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG   | RPeriod_latched         |                          |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG   | RPeriod_valid_reg_n_0   | m0/sum[33]_i_1_n_0       |                9 |             34 |         3.78 |
|  clk100_IBUF_BUFG   |                         | IN105/_carry__4_n_2      |               17 |             64 |         3.76 |
+---------------------+-------------------------+--------------------------+------------------+----------------+--------------+


