# ğŸš€ Bidirectional Tristate Buffer (Verilog)

This project implements a **bidirectional tristate buffer** in Verilog using **two tristate buffers**, allowing two ports (`a` and `b`) to drive each other depending on a select signal `s`.

---

## âœ¨ Features

- ğŸ” Bidirectional data flow between ports `a` and `b`.
- âš¡ High-impedance output when the driving port is disabled.
- ğŸ§ª Testbench included for simulation and verification.

---

## ğŸ“‚ Files Included

- `tristate_buffer.v` â†’ RTL design of the single tristate buffer.
- `bidirectional_tristate_buffer.v` â†’ RTL design of the bidirectional buffer using two tristate buffers.
- `bidirectional_tristate_buffer_tb.v` â†’ Testbench for verifying the bidirectional buffer.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ Ports: `bidirectional_tristate_buffer`

| Port | Direction | Description                                         |
| ---- | --------- | --------------------------------------------------- |
| `a`  | inout     | Bidirectional port A                                |
| `b`  | inout     | Bidirectional port B                                |
| `s`  | input     | Direction select (`0`: A drives B, `1`: B drives A) |

### ğŸ”¹ Functionality

1. When `s = 0`, port `a` drives port `b`.
2. When `s = 1`, port `b` drives port `a`.
3. The non-driving port is placed in **high-impedance (`1'bz`) state**, allowing proper bidirectional communication.

---

## ğŸ“Š Simulation

The testbench applies different combinations of inputs `i` and `j` while toggling the select signal `s` to verify correct bidirectional behavior.

### Example Test Inputs

```text
i = 0, j = 1, s = 0   -> a drives b
i = 1, j = 0, s = 1   -> b drives a
...
```

### Example Output Log

```text
a=0, b=0, i=0, j=0, s=0
a=1, b=z, i=1, j=0, s=0
a=z, b=1, i=1, j=1, s=1
...
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog tristate_buffer.v bidirectional_tristate_buffer.v bidirectional_tristate_buffer_tb.v
vsim -c bidirectional_tristate_buffer_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**   
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)   
 âœ‰ï¸ hithaishisr2002@gmail.com