#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Jan 06 13:40:03 2015
# Process ID: 6900
# Log file: D:/Vivado/project_cpu/project_cpu.runs/synth_1/minisys.rds
# Journal file: D:/Vivado/project_cpu/project_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source minisys.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files c:/Users/Fran/Desktop/test_31.coe
# add_files c:/Users/Fran/Desktop/prg_blank.coe
# add_files c:/Users/Fran/Desktop/dmem32.coe
# add_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_0_synth_1/dist_mem_gen_0.dcp
# set_property used_in_implementation false [get_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_0_synth_1/dist_mem_gen_0.dcp]
# set_property use_blackbox_stub false [get_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_0_synth_1/dist_mem_gen_0.dcp]
# add_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_1_synth_1/dist_mem_gen_1.dcp
# set_property used_in_implementation false [get_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_1_synth_1/dist_mem_gen_1.dcp]
# set_property use_blackbox_stub false [get_files D:/Vivado/project_cpu/project_cpu.runs/dist_mem_gen_1_synth_1/dist_mem_gen_1.dcp]
# read_verilog {
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/wtd16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/uart16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/pwm16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/memorio.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/led16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/key16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/ioread.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/init32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Idecode32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Executs32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/dmemory32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/ctc16.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/control32.v
#   D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/minisys.v
#   d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v
#   d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1_stub.v
# }
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Vivado/project_cpu/project_cpu.data/wt [current_project]
# set_property parent.project_dir D:/Vivado/project_cpu [current_project]
# synth_design -top minisys -part xc7a100tcsg324-1
Command: synth_design -top minisys -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 236.195 ; gain = 71.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'minisys' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/minisys.v:2]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v:32]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [d:/Vivado/project_cpu/project_cpu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1_stub.v:16]
ERROR: [Synth 8-448] named port connection 'q' does not exist for instance 'progrom' of module 'dist_mem_gen_1' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v:32]
WARNING: [Synth 8-85] always block has no event control specified [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v:47]
ERROR: [Synth 8-285] failed synthesizing module 'Ifetc32' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/Ifetc32.v:2]
ERROR: [Synth 8-564] redeclaration of port 'iowrite_data' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/minisys.v:2]
ERROR: [Synth 8-285] failed synthesizing module 'minisys' [D:/Vivado/project_cpu/project_cpu.srcs/sources_1/imports/MinySys-Int/minisys.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 269.395 ; gain = 105.164
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 49)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace {./.Xil/Vivado-6900-/realtime\minisys.tcl}"
    invoked from within
"synth_design -top minisys -part xc7a100tcsg324-1"
    (file "minisys.tcl" line 44)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 06 13:40:09 2015...
