Digital signals between FPGA and camera analog electronics in SXI-E. There are four sets of these signals, one for each CCD chip in the SXI.

Charge injection is missing. One more CCD Clock signal needed?

CCD Clocks (CMOS):

SP1VI
SP2VI
SP3VI
SP1VS
SP2VS
SP3VS
SP1H
SP3H
SSG
SRG

Horizontal clocking mode control (CMOS):

M2
M3

MND01 timing (LVDS pairs):

Cclk
Odd
Deint
Int
Clamp

MND01 video: 32 LVDS pairs (input)

MND01 configuration (CMOS):

Din
Dload
DCLK
DRST
Dout (input)


DAC control (CMOS):

DCK
DD
DS0/
DS8/
DS16/

Housekeeping (CMOS):
CS/
DRDY/ (input)
SCLK
SDATA (input)
CAL
CONV
SAMP
HK0/
HK8/
HK16/
HK24/

Totals:

30 CMOS output
3 CMOS input
5 LVDS output pairs
32 LVDS input pairs