{"Source Block": ["verilog-ethernet/rtl/axis_frame_len.v@60:70@HdlIdDef", "    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_len.v@65:75", "reg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n    frame_len_next = frame_len_reg;\n    frame_len_valid_next = 1'b0;\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@58:68", "     */\n    output wire [LEN_WIDTH-1:0]   frame_len,\n    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@65:75", "reg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n    frame_len_next = frame_len_reg;\n    frame_len_valid_next = 1'b0;\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@63:73", "reg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n    frame_len_next = frame_len_reg;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@59:69", "    output wire [LEN_WIDTH-1:0]   frame_len,\n    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_len.v@58:68", "     */\n    output wire [LEN_WIDTH-1:0]   frame_len,\n    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@62:72", "\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_frame_len.v@60:70", "    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n"], ["verilog-ethernet/rtl/axis_frame_len.v@59:69", "    output wire [LEN_WIDTH-1:0]   frame_len,\n    output wire                   frame_len_valid\n);\n\nreg [LEN_WIDTH-1:0] frame_len_reg = 0, frame_len_next;\nreg frame_len_valid_reg = 1'b0, frame_len_valid_next;\nreg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_len.v@65:75", "reg frame_reg = 1'b0, frame_next;\n\nassign frame_len = frame_len_reg;\nassign frame_len_valid = frame_len_valid_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n    frame_len_next = frame_len_reg;\n    frame_len_valid_next = 1'b0;\n    frame_next = frame_reg;\n"]], "Diff Content": {"Delete": [[65, "reg frame_reg = 1'b0, frame_next;\n"]], "Add": []}}