Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 19:48:09 2019
| Host         : DESKTOP-8A03NFT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file D_Clock_control_sets_placed.rpt
| Design       : D_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------+--------------------+------------------+----------------+
|  Clk_IBUF_BUFG | f_cnt_50           | f_cnt_5[3]_i_3_n_0 |                1 |              4 |
|  Clk_IBUF_BUFG | f_cnt_9[3]_i_1_n_0 | Reset_IBUF         |                2 |              4 |
|  Clk_IBUF_BUFG | f_cnt_1000         | Reset_IBUF         |                2 |              7 |
|  Clk_IBUF_BUFG | f_cnt_2            | Reset_IBUF         |                4 |             10 |
|  Clk_IBUF_BUFG |                    |                    |                3 |             11 |
|  Clk_IBUF_BUFG |                    | Reset_IBUF         |                7 |             25 |
+----------------+--------------------+--------------------+------------------+----------------+


