<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: sdrc_req_gen</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_sdrc_req_gen'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_sdrc_req_gen')">sdrc_req_gen</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.56</td>
<td class="s7 cl rt"><a href="mod4.html#Line" > 78.72</a></td>
<td class="s6 cl rt"><a href="mod4.html#Cond" > 60.94</a></td>
<td class="s6 cl rt"><a href="mod4.html#Toggle" > 66.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/mnt/vol_NFS_Zener/WD_ESPEC/diegosalazar/Proyecto1_VF_M.O.S/./rtl/sdrc_req_gen.v')">/mnt/vol_NFS_Zener/WD_ESPEC/diegosalazar/Proyecto1_VF_M.O.S/./rtl/sdrc_req_gen.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_4"  onclick="showContent('inst_tag_4')">tbench_top.u_dut.u_sdrc_core.u_req_gen</a></td>
<td class="s6 cl rt"> 68.56</td>
<td class="s7 cl rt"><a href="mod4.html#Line" > 78.72</a></td>
<td class="s6 cl rt"><a href="mod4.html#Cond" > 60.94</a></td>
<td class="s6 cl rt"><a href="mod4.html#Toggle" > 66.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_sdrc_req_gen'>
<hr>
<a name="inst_tag_4"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_4" >tbench_top.u_dut.u_sdrc_core.u_req_gen</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.56</td>
<td class="s7 cl rt"><a href="mod4.html#Line" > 78.72</a></td>
<td class="s6 cl rt"><a href="mod4.html#Cond" > 60.94</a></td>
<td class="s6 cl rt"><a href="mod4.html#Toggle" > 66.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.56</td>
<td class="s7 cl rt"> 78.72</td>
<td class="s6 cl rt"> 60.94</td>
<td class="s6 cl rt"> 66.02</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.74</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.48</td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_3" >u_sdrc_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td colspan=6>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_sdrc_req_gen'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod4.html" >sdrc_req_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>47</td><td>37</td><td>78.72</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>185</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>242</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>25</td><td>19</td><td>76.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>303</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
184                     always @(*) begin
185        1/1             if(sdr_width == 2'b00) begin // 32 Bit SDR Mode
186        <font color = "red">0/1     ==>        req_addr_int     = {1'b0,req_addr};</font>
187        <font color = "red">0/1     ==>        req_len_int      = req_len;</font>
188        1/1             end else if(sdr_width == 2'b01) begin // 16 Bit SDR Mode
189                           // Changed the address and length to match the 16 bit SDR Mode
190        1/1                req_addr_int     = {req_addr,1'b0};
191        1/1                req_len_int      = {req_len,1'b0};
192                        end else  begin // 8 Bit SDR Mode
193                           // Changed the address and length to match the 16 bit SDR Mode
194        <font color = "red">0/1     ==>        req_addr_int    = {req_addr,2'b0};</font>
195        <font color = "red">0/1     ==>        req_len_int     = {req_len,2'b0};</font>
196                        end
197                     end
198                     
199                        //
200                        // Identify the page over flow.
201                        // Find the Maximum Burst length allowed from the selected column
202                        // address, If the requested burst length is more than the allowed Maximum
203                        // burst length, then we need to handle the bank cross over case and we
204                        // need to split the reuest.
205                        //
206                        assign max_r2b_len = (cfg_colbits == 2'b00) ? (12'h100 - {4'b0, req_addr_int[7:0]}) :
207                     	                (cfg_colbits == 2'b01) ? (12'h200 - {3'b0, req_addr_int[8:0]}) :
208                     			(cfg_colbits == 2'b10) ? (12'h400 - {2'b0, req_addr_int[9:0]}) : (12'h800 - {1'b0, req_addr_int[10:0]});
209                     
210                     
211                          // If the wrap = 0 and current application burst length is crossing the page boundary, 
212                          // then request will be split into two with corresponding change in request address and request length.
213                          //
214                          // If the wrap = 0 and current burst length is not crossing the page boundary, 
215                          // then request from application layer will be transparently passed on the bank control block.
216                     
217                          //
218                          // if the wrap = 1, then this block will not modify the request address and length. 
219                          // The wrapping functionality will be handle by the bank control module and 
220                          // column address will rewind back as follows XX -&gt; FF ? 00 ? 1
221                          //
222                          // Note: With Wrap = 0, each request from Application layer will be spilited into two request, 
223                          //	if the current burst cross the page boundary. 
224                        assign page_ovflw = ({1'b0, req_len_int} &gt; max_r2b_len) ? ~r2b_wrap : 1'b0;
225                     
226                        assign r2b_len = r2b_start ? ((page_ovflw_r) ? max_r2b_len_r : lcl_req_len) :
227                                           lcl_req_len;
228                     
229                        assign next_req_len = lcl_req_len - r2b_len;
230                     
231                        assign next_sdr_addr = curr_sdr_addr + r2b_len;
232                     
233                     
234                        assign r2b_wrap = lcl_wrap;
235                     
236                        assign r2b_last = (r2b_start &amp; !page_ovflw_r) | (req_st == `REQ_PAGE_WRAP);
237                     //
238                     //
239                     //
240                        always @ (posedge clk) begin
241                     
242        1/1                page_ovflw_r   &lt;= (req_ack) ? page_ovflw: 'h0;
243                     
244        1/1                max_r2b_len_r  &lt;= (req_ack) ? max_r2b_len: 'h0;
245        1/1                r2b_start      &lt;= (req_ack) ? 1'b1 :
246                     		        (b2r_ack) ? 1'b0 : r2b_start;
247                     
248        1/1                r2b_write      &lt;= (req_ack) ? ~req_wr_n : r2b_write;
249                     
250        1/1                r2b_req_id     &lt;= (req_ack) ? req_id : r2b_req_id;
251                     
252        1/1                lcl_wrap       &lt;= (req_ack) ? req_wrap : lcl_wrap;
253                     	     
254        1/1                lcl_req_len    &lt;= (req_ack) ? req_len_int  :
255                     		        (req_ld) ? next_req_len : lcl_req_len;
256                     
257        1/1                curr_sdr_addr  &lt;= (req_ack) ? req_addr_int :
258                     		        (req_ld) ? next_sdr_addr : curr_sdr_addr;
259                     
260                        end // always @ (posedge clk)
261                        
262                        always @ (*) begin
263        1/1                r2x_idle    = 1'b0;
264        1/1                req_idle    = 1'b0;
265        1/1                req_ack     = 1'b0;
266        1/1                req_ld      = 1'b0;
267        1/1                r2b_req     = 1'b0;
268        1/1                next_req_st = `REQ_IDLE;
269                     
270        1/1                case (req_st)      // synopsys full_case parallel_case
271                     
272                     	`REQ_IDLE : begin
273        1/1          	   r2x_idle = ~req;
274        1/1          	   req_idle = 1'b1;
275        1/1          	   req_ack = req &amp; b2r_arb_ok;
276        1/1          	   req_ld = 1'b0;
277        1/1          	   r2b_req = 1'b0;
278        1/1          	   next_req_st = (req &amp; b2r_arb_ok) ? `REQ_ACTIVE : `REQ_IDLE;
279                     	end // case: `REQ_IDLE
280                     
281                     	`REQ_ACTIVE : begin
282        1/1          	   r2x_idle = 1'b0;
283        1/1          	   req_idle = 1'b0;
284        1/1          	   req_ack = 1'b0;
285        1/1          	   req_ld = b2r_ack;
286        1/1          	   r2b_req = 1'b1;                       // req_gen to bank_req
287        1/1          	   next_req_st = (b2r_ack ) ? ((page_ovflw_r) ? `REQ_PAGE_WRAP :`REQ_IDLE) : `REQ_ACTIVE;
288                     	end // case: `REQ_ACTIVE
289                     	`REQ_PAGE_WRAP : begin
290        <font color = "red">0/1     ==>  	   r2x_idle = 1'b0;</font>
291        <font color = "red">0/1     ==>  	   req_idle = 1'b0;</font>
292        <font color = "red">0/1     ==>  	   req_ack  = 1'b0;</font>
293        <font color = "red">0/1     ==>  	   req_ld = b2r_ack;</font>
294        <font color = "red">0/1     ==>  	   r2b_req = 1'b1;                       // req_gen to bank_req</font>
295        <font color = "red">0/1     ==>  	   next_req_st = (b2r_ack) ? `REQ_IDLE : `REQ_PAGE_WRAP;</font>
296                     	end // case: `REQ_ACTIVE
                        MISSING_DEFAULT
297                     
298                           endcase // case(req_st)
299                     
300                        end // always @ (req_st or ....)
301                     
302                        always @ (posedge clk)
303        1/1                if (~reset_n) begin
304        1/1          	 req_st &lt;= `REQ_IDLE;
305                           end // if (~reset_n)
306                           else begin
307        1/1          	 req_st &lt;= next_req_st;
308                           end // else: !if(~reset_n)
309                     //
310                     // addrs bits for the bank, row and column
311                     //
312                     // Register row/column/bank to improve fpga timing issue
313                     wire [APP_AW-1:0] 	map_address ;
314                     
315                     assign      map_address  = (req_ack) ? req_addr_int :
316                     		           (req_ld)  ? next_sdr_addr : curr_sdr_addr;
317                     
318                     always @ (posedge clk) begin
319                     // Bank Bits are always - 2 Bits
320        1/1              r2b_ba &lt;= (cfg_colbits == 2'b00) ? {map_address[9:8]}   :
321                     	      (cfg_colbits == 2'b01) ? {map_address[10:9]}  :
322                     	      (cfg_colbits == 2'b10) ? {map_address[11:10]} : map_address[12:11];
323                     
324                     /********************
325                     *  Colbits Mapping:
326                     *           2'b00 - 8 Bit
327                     *           2'b01 - 16 Bit
328                     *           2'b10 - 10 Bit
329                     *           2'b11 - 11 Bits
330                     ************************/
331        1/1              r2b_caddr &lt;= (cfg_colbits == 2'b00) ? {5'b0, map_address[7:0]} :
332                     	         (cfg_colbits == 2'b01) ? {4'b0, map_address[8:0]} :
333                     	         (cfg_colbits == 2'b10) ? {3'b0, map_address[9:0]} : {2'b0, map_address[10:0]};
334                     
335        1/1              r2b_raddr &lt;= (cfg_colbits == 2'b00)  ? map_address[22:10] :
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod4.html" >sdrc_req_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>64</td><td>39</td><td>60.94</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>64</td><td>39</td><td>60.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION 
 Number  Term
      1  (cfg_colbits == 2'b0) ? ((12'h100 - {4'b0, req_addr_int[7:0]})) : ((cfg_colbits == 2'b1) ? ((12'h200 - {3'b0, req_addr_int[8:0]})) : ((cfg_colbits == 2'b10) ? ((12'h400 - {2'b0, req_addr_int[9:0]})) : ((12'h800 - {1'b0, req_addr_int[10:0]})))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 SUB-EXPRESSION 
 Number  Term
      1  (cfg_colbits == 2'b1) ? ((12'h200 - {3'b0, req_addr_int[8:0]})) : ((cfg_colbits == 2'b10) ? ((12'h400 - {2'b0, req_addr_int[9:0]})) : ((12'h800 - {1'b0, req_addr_int[10:0]}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 SUB-EXPRESSION ((cfg_colbits == 2'b10) ? ((12'h400 - {2'b0, req_addr_int[9:0]})) : ((12'h800 - {1'b0, req_addr_int[10:0]})))
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       224
 EXPRESSION (({1'b0, req_len_int} &gt; max_r2b_len) ? ((~r2b_wrap)) : 1'b0)
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       226
 EXPRESSION (r2b_start ? (page_ovflw_r ? max_r2b_len_r : lcl_req_len) : lcl_req_len)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       226
 SUB-EXPRESSION (page_ovflw_r ? max_r2b_len_r : lcl_req_len)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (req_ack ? page_ovflw : 'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (req_ack ? max_r2b_len : 'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       245
 EXPRESSION (req_ack ? 1'b1 : (b2r_ack ? 1'b0 : r2b_start))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       245
 SUB-EXPRESSION (b2r_ack ? 1'b0 : r2b_start)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248
 EXPRESSION (req_ack ? ((~req_wr_n)) : r2b_write)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       250
 EXPRESSION (req_ack ? req_id : r2b_req_id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       252
 EXPRESSION (req_ack ? req_wrap : lcl_wrap)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       254
 EXPRESSION (req_ack ? req_len_int : (req_ld ? next_req_len : lcl_req_len))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       254
 SUB-EXPRESSION (req_ld ? next_req_len : lcl_req_len)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (req_ack ? req_addr_int : (req_ld ? next_sdr_addr : curr_sdr_addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 SUB-EXPRESSION (req_ld ? next_sdr_addr : curr_sdr_addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (((req &amp; b2r_arb_ok)) ? 2'b1 : 2'b0)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (b2r_ack ? (page_ovflw_r ? 2'b10 : 2'b0) : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 SUB-EXPRESSION (page_ovflw_r ? 2'b10 : 2'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (b2r_ack ? 2'b0 : 2'b10)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       315
 EXPRESSION (req_ack ? req_addr_int : (req_ld ? next_sdr_addr : curr_sdr_addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       315
 SUB-EXPRESSION (req_ld ? next_sdr_addr : curr_sdr_addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION 
 Number  Term
      1  (cfg_colbits == 2'b0) ? ({map_address[9:8]}) : ((cfg_colbits == 2'b1) ? ({map_address[10:9]}) : ((cfg_colbits == 2'b10) ? ({map_address[11:10]}) : map_address[12:11])))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 SUB-EXPRESSION ((cfg_colbits == 2'b1) ? ({map_address[10:9]}) : ((cfg_colbits == 2'b10) ? ({map_address[11:10]}) : map_address[12:11]))
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 SUB-EXPRESSION ((cfg_colbits == 2'b10) ? ({map_address[11:10]}) : map_address[12:11])
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION 
 Number  Term
      1  (cfg_colbits == 2'b0) ? ({5'b0, map_address[7:0]}) : ((cfg_colbits == 2'b1) ? ({4'b0, map_address[8:0]}) : ((cfg_colbits == 2'b10) ? ({3'b0, map_address[9:0]}) : ({2'b0, map_address[10:0]}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 SUB-EXPRESSION ((cfg_colbits == 2'b1) ? ({4'b0, map_address[8:0]}) : ((cfg_colbits == 2'b10) ? ({3'b0, map_address[9:0]}) : ({2'b0, map_address[10:0]})))
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 SUB-EXPRESSION ((cfg_colbits == 2'b10) ? ({3'b0, map_address[9:0]}) : ({2'b0, map_address[10:0]}))
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       335
 EXPRESSION 
 Number  Term
      1  (cfg_colbits == 2'b0) ? map_address[22:10] : ((cfg_colbits == 2'b1) ? map_address[23:11] : ((cfg_colbits == 2'b10) ? map_address[24:12] : map_address[25:13])))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       335
 SUB-EXPRESSION ((cfg_colbits == 2'b1) ? map_address[23:11] : ((cfg_colbits == 2'b10) ? map_address[24:12] : map_address[25:13]))
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       335
 SUB-EXPRESSION ((cfg_colbits == 2'b10) ? map_address[24:12] : map_address[25:13])
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod4.html" >sdrc_req_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">16</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">518</td>
<td class="rt">342</td>
<td class="rt">66.02 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">259</td>
<td class="rt">171</td>
<td class="rt">66.02 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">259</td>
<td class="rt">171</td>
<td class="rt">66.02 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">192</td>
<td class="rt">116</td>
<td class="rt">60.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">96</td>
<td class="rt">58</td>
<td class="rt">60.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">96</td>
<td class="rt">58</td>
<td class="rt">60.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">326</td>
<td class="rt">226</td>
<td class="rt">69.33 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">163</td>
<td class="rt">113</td>
<td class="rt">69.33 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">163</td>
<td class="rt">113</td>
<td class="rt">69.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_colbits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>req_addr[22:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_addr[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>req_len[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>req_wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>req_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2x_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_req_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_ba[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_raddr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_caddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_caddr[7:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_caddr[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_len[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r2b_len[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b2r_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b2r_arb_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sdr_width[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>req_st[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>req_st[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_req_st[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_req_st[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>req_ld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>lcl_wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lcl_req_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lcl_req_len[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>lcl_req_len[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>page_ovflw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>page_ovflw_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_req_len[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>max_r2b_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>max_r2b_len[8:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>max_r2b_len[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>max_r2b_len_r[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>max_r2b_len_r[8:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>max_r2b_len_r[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>curr_sdr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>curr_sdr_addr[23:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>curr_sdr_addr[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_sdr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_sdr_addr[23:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_sdr_addr[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_addr_int[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_addr_int[23:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>req_addr_int[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_len_int[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>map_address[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>map_address[23:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>map_address[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_sdrc_req_gen">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
