/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [12:0] _04_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  reg [15:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_16z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_0_5z = ~(in_data[82] | celloutsig_0_2z);
  assign celloutsig_0_94z = ~(celloutsig_0_61z | celloutsig_0_38z[2]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_2z = in_data[173] | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = celloutsig_1_4z[10] | ~(in_data[130]);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(in_data[158]);
  assign celloutsig_1_19z = celloutsig_1_16z[2] | ~(in_data[188]);
  assign celloutsig_0_21z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_32z = ~(in_data[40] ^ _02_);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z ^ celloutsig_1_7z);
  reg [5:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 6'h00;
    else _17_ <= { _03_[5:3], _02_, _03_[1:0] };
  assign out_data[37:32] = _17_;
  reg [12:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 13'h0000;
    else _18_ <= { in_data[85:76], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z };
  assign { _01_, _03_[5:3], _02_, _03_[1:0], _04_[5:2], _00_, _04_[0] } = _18_;
  assign celloutsig_1_4z = { in_data[108:101], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[139:132], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z[10:1], celloutsig_1_2z } / { 1'h1, celloutsig_1_9z[6:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[50:48] == in_data[46:44];
  assign celloutsig_0_4z = in_data[25:17] === in_data[44:36];
  assign celloutsig_1_6z = in_data[148:141] === { in_data[138:134], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_15z = { _01_, _03_[5:3], _02_, _03_[1:0], _04_[5:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z } === in_data[60:49];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } > { in_data[22:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[189:181] > in_data[136:128];
  assign celloutsig_0_23z = { celloutsig_0_9z[4], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z } <= { celloutsig_0_11z[8:7], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[17:14] <= in_data[15:12];
  assign celloutsig_0_11z = ~ in_data[37:25];
  assign celloutsig_0_61z = ~^ { _01_, _03_[5:3], _02_, _03_[1:0] };
  assign celloutsig_0_12z = ~^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_9z[11:7], celloutsig_0_32z } >> { _03_[5:3], _02_, _03_[1], celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z } ^ celloutsig_1_9z[7:5];
  assign celloutsig_1_16z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z } ^ { celloutsig_1_12z[7:6], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[65]) | celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[186] & in_data[137]) | in_data[103]);
  assign celloutsig_0_1z = ~((in_data[0] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_11z[0]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[32]) celloutsig_1_9z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_9z = { in_data[141:135], celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 16'h0000;
    else if (!clkin_data[96]) celloutsig_1_12z = { celloutsig_1_4z[3:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_18z = { celloutsig_1_4z[7:6], celloutsig_1_1z };
  assign celloutsig_0_9z[12:1] = in_data[60:49] ^ { in_data[11:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign _03_[2] = _02_;
  assign { _04_[12:6], _04_[1] } = { _01_, _03_[5:3], _02_, _03_[1:0], _00_ };
  assign celloutsig_0_9z[0] = 1'h0;
  assign { out_data[130:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z };
endmodule
