{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638991788551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638991788561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 21:29:48 2021 " "Processing started: Wed Dec 08 21:29:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638991788561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991788561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991788561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638991789898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638991789898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/masha/onedrive/desktop/my verilog/router/router_top/rtlcode/router_top.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/masha/onedrive/desktop/my verilog/router/router_top/rtlcode/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_sync\\RTLcode/router_sync.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_sync/RTLcode/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638991807849 ""} { "Info" "ISGN_ENTITY_NAME" "2 router_fsm " "Found entity 2: router_fsm" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fsm\\RTLcode/router_fsm.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_fsm/RTLcode/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638991807849 ""} { "Info" "ISGN_ENTITY_NAME" "3 router_reg " "Found entity 3: router_reg" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_reg\\RTLcode/router_reg.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_reg/RTLcode/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638991807849 ""} { "Info" "ISGN_ENTITY_NAME" "4 router_fifo " "Found entity 4: router_fifo" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fifo\\RTLcode/router_fifo.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_fifo/RTLcode/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638991807849 ""} { "Info" "ISGN_ENTITY_NAME" "5 router_top " "Found entity 5: router_top" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638991807849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detect_add router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"detect_add\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_0 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"full_0\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_1 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"full_1\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_2 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"full_2\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_0 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"fifo_empty_0\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_1 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"fifo_empty_1\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_2 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"fifo_empty_2\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enb_reg router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"write_enb_reg\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full router_top.v(18) " "Verilog HDL Implicit Net warning at router_top.v(18): created implicit net for \"fifo_full\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_0 router_top.v(18) " "Verilog HDL Implicit Net warning at router_top.v(18): created implicit net for \"soft_reset_0\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_1 router_top.v(18) " "Verilog HDL Implicit Net warning at router_top.v(18): created implicit net for \"soft_reset_1\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_2 router_top.v(18) " "Verilog HDL Implicit Net warning at router_top.v(18): created implicit net for \"soft_reset_2\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_state router_top.v(22) " "Verilog HDL Implicit Net warning at router_top.v(22): created implicit net for \"ld_state\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "laf_state router_top.v(22) " "Verilog HDL Implicit Net warning at router_top.v(22): created implicit net for \"laf_state\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_state router_top.v(22) " "Verilog HDL Implicit Net warning at router_top.v(22): created implicit net for \"full_state\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfd_state router_top.v(22) " "Verilog HDL Implicit Net warning at router_top.v(22): created implicit net for \"lfd_state\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_int_reg router_top.v(22) " "Verilog HDL Implicit Net warning at router_top.v(22): created implicit net for \"rst_int_reg\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parity_done router_top.v(23) " "Verilog HDL Implicit Net warning at router_top.v(23): created implicit net for \"parity_done\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low_packet_valid router_top.v(23) " "Verilog HDL Implicit Net warning at router_top.v(23): created implicit net for \"low_packet_valid\"" {  } { { "../RTLcode/router_top.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638991807929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:S1 " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:S1\"" {  } { { "../RTLcode/router_top.v" "S1" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807959 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_full router_sync.v(26) " "Verilog HDL Always Construct warning at router_sync.v(26): inferring latch(es) for variable \"fifo_full\", which holds its previous value in one or more paths through the always construct" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_sync\\RTLcode/router_sync.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_sync/RTLcode/router_sync.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638991807959 "|router_top|router_sync:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_full router_sync.v(26) " "Inferred latch for \"fifo_full\" at router_sync.v(26)" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_sync\\RTLcode/router_sync.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_sync/RTLcode/router_sync.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991807969 "|router_top|router_sync:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:S2 " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:S2\"" {  } { { "../RTLcode/router_top.v" "S2" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991807979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:S3 " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:S3\"" {  } { { "../RTLcode/router_top.v" "S3" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991808009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:S4 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:S4\"" {  } { { "../RTLcode/router_top.v" "S4" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_top/RTLcode/router_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638991808039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count router_fifo.v(11) " "Verilog HDL or VHDL warning at router_fifo.v(11): object \"count\" assigned a value but never read" {  } { { "C:\\Users\\masha\\OneDrive\\Desktop\\my verilog\\router\\router_fifo\\RTLcode/router_fifo.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/router/router_fifo/RTLcode/router_fifo.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638991808039 "|router_top|router_fifo:S4"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "966 " "Implemented 966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638991810098 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638991810098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "923 " "Implemented 923 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638991810098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638991810098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638991810308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 21:30:10 2021 " "Processing ended: Wed Dec 08 21:30:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638991810308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638991810308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638991810308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638991810308 ""}
