{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576022549574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576022549575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bomberman EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Bomberman\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576022549827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576022549960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576022549960 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550106 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550106 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550106 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] 14 57 0 0 " "Implementing clock multiplication of 14, clock division of 57, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550109 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550111 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576022551248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576022551282 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576022552756 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576022552859 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576022552885 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576022556231 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 264 " "No exact pin location assignment(s) for 1 pins of 264 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576022559051 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 " "The input ports of the PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and the PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 ARESET " "PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1576022559271 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1576022559271 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 " "The input ports of the PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and the PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 ARESET " "PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1576022559272 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1576022559272 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 " "The parameters of the PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and the PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 14 " "The value of the parameter \"M\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 14" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 10766 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 10766" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 23324 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 23324" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1576022559294 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 0 Pin_Y2 " "PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1576022559430 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1576022562296 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562566 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562612 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562647 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman.sdc " "Reading SDC File: 'Bomberman.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562728 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1576022562731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 50 Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at Bomberman.sdc(50): Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 50 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at Bomberman.sdc(50): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562736 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562737 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(50): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 51 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at Bomberman.sdc(51): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562739 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562739 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(51): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 54 Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at Bomberman.sdc(54): Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562741 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}     -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}     -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562742 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(54): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 55 Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at Bomberman.sdc(55): Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562743 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 55 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}    -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}    -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562744 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 55 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(55): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 74 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at Bomberman.sdc(74): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562745 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562746 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562746 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562747 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562747 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562748 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562749 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562749 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562750 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562750 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562751 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562751 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562752 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562753 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562753 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562754 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562754 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562755 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562756 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562756 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562757 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562757 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562758 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562758 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562759 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562759 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562760 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562761 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562761 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562762 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562762 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562763 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562763 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562764 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562765 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562767 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562767 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562768 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562769 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562769 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562770 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562770 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562771 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562772 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562772 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562773 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562773 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562774 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562774 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562775 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562776 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562776 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562777 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562778 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562778 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562779 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562779 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562780 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562781 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562781 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562782 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562783 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562784 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562785 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562785 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562786 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562786 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562787 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562788 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562788 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562789 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562790 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562790 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562791 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562791 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562792 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562792 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562793 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562794 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562794 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562795 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562796 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562796 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562797 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562797 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562798 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562799 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562799 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562800 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562800 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562801 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562801 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562802 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562802 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562805 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562805 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562806 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562807 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562807 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562808 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562809 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562809 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562810 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562810 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562811 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562811 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562812 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562812 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562813 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562814 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562814 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562815 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562815 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562816 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562816 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 241 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Bomberman.sdc(241): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 241 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at Bomberman.sdc(241): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 241 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(241): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562833 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 241 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(241): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 242 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Bomberman.sdc(242): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 242 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at Bomberman.sdc(242): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 242 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(242): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562847 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 242 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(242): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 243 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Bomberman.sdc(243): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 243 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at Bomberman.sdc(243): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 243 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(243): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562861 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 243 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(243): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 244 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Bomberman.sdc(244): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 244 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at Bomberman.sdc(244): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 244 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(244): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562876 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 244 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(244): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 245 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Bomberman.sdc(245): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 245 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(245): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562884 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 245 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(245): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 246 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at Bomberman.sdc(246): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 246 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(246): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562890 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 246 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(246): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 247 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at Bomberman.sdc(247): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 247 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(247): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562897 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 248 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at Bomberman.sdc(248): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 248 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(248): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562905 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562905 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface0\|i2c_counter\[9\] " "Node: audio_interface:audio_interface0\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface0\|word_count\[1\] audio_interface:audio_interface0\|i2c_counter\[9\] " "Register audio_interface:audio_interface0\|word_count\[1\] is being clocked by audio_interface:audio_interface0\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576022562988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576022562988 "|Bomberman_top|audio_interface:audio_interface0|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1576022563391 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Fall) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Fall) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1576022563393 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576022563394 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576022563395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|i2c_counter\[9\] " "Destination node audio_interface:audio_interface0\|i2c_counter\[9\]" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|state.b_stop1 " "Destination node audio_interface:audio_interface0\|state.b_stop1" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|state.b_end " "Destination node audio_interface:audio_interface0\|state.b_end" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565583 ""}  } { { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 24925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface0\|I2C_SCLK  " "Automatically promoted node audio_interface:audio_interface0\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|sck0 " "Destination node audio_interface:audio_interface0\|sck0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector0~1 " "Destination node audio_interface:audio_interface0\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|next_state.b_stop1~0 " "Destination node audio_interface:audio_interface0\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector29~0 " "Destination node audio_interface:audio_interface0\|Selector29~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector1~0 " "Destination node audio_interface:audio_interface0\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 12506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565583 ""}  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|RESET " "Destination node Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|RESET" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 4226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565584 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 28885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 28909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 25837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565585 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 27257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_rnw~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_rnw~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~0 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~0" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[0\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[0\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[2\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[2\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[1\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[1\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565586 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565587 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565587 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface0\|word_counter~0  " "Automatically promoted node audio_interface:audio_interface0\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565588 ""}  } { { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|prev_reset  " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|readdata\[0\]~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|readdata\[0\]~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 12285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565588 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576022569462 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576022569509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576022569511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576022569558 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576022569690 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1576022569691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576022569694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576022569762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576022569762 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576022569796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576022573903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1576022573950 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576022573950 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576022574342 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576022574342 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576022574342 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 42 18 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 42 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 63 0 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 63 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 62 11 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 59 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 37 34 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576022574344 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576022574344 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 300 0 0 } } { "Bomberman/synthesis/Bomberman.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 511 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574856 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 217 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 61 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574869 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 clk\[2\] AUD_XCK~output " "PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 217 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 86 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574871 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 0 " "PLL \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 218 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 13 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1576022574884 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 218 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1576022574884 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1576022578452 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022578475 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576022578543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576022586948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022592869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576022593174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576022647067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022647067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576022651922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576022682870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576022682870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576022705125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576022705125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022705138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.74 " "Total time spent on timing analysis during the Fitter is 24.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576022706109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576022706433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576022709088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576022709102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576022711603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022719566 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576022725025 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1576022725481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.fit.smsg " "Generated suppressed messages file E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576022727246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 452 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 452 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 18:05:33 2019 " "Processing ended: Tue Dec 10 18:05:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:11 " "Total CPU time (on all processors): 00:05:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576022733829 ""}
