/*
 * Copyright 2020 Greenwaves Technologies
 * Copyright 2020 ETH Zurich
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * SPDX-License-Identifier: Apache-2.0
 * Author: Germain Hagou
 *         Robert Balas (balasr@iis.ee.ethz.ch)
 */

/*
 * Test if we can write to spi using pmsis
 */

#ifdef USE_PULPOS_TEST
#include "pmsis.h"
#include <bsp/bsp.h>
#endif

#ifdef USE_FREERTOS_TEST
/* FreeRTOS kernel includes. */
#include <FreeRTOS.h>
#include <task.h>

/* c stdlib */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <assert.h>
#include <inttypes.h>
#include <stdint.h>
/* pmsis */
#include "implementation_specific_defines.h"
#include "target.h"
#include "pmsis_types.h"
#include "os.h"
#include "device.h"
/* system includes */
#include "system.h"
#include "timer_irq.h"
#include "fll.h"
#include "irq.h"
#include "gpio.h"
#include "spi.h"
#include "abstraction_layer_spi.h"
#endif

#if !defined(SYNC_CS_AUTO) && !defined(ASYNC_CS_AUTO) && \
	!defined(SYNC_CS_KEEP) && !defined(ASYNC_CS_KEEP)
#define ASYNC_CS_AUTO 1
#endif

#define TOTAL_SIZE (256)
//#define TOTAL_SIZE (8192*8 + 256)
#define TOTAL_SIZE_RTL (256)

#define NB_BUFFERS 1

// S25FL256S Instruction Set
#define CMD_WRR 0x01	 // Write REG 1
#define CMD_RDID 0x9F	 // Read ID (JEDEC Manufacturer & JEDEC CFI
#define CMD_RDSR1 0x05	 // Read status register-1
#define CMD_WREN 0x06	 // Write enable
#define CMD_4P4E 0x21	 // 4KB Erase
#define CMD_4PP 0x12	 // Page program (4 bytes address)
#define CMD_4QPP 0x34	 // Page program QSPI (4 bytes address)
#define CMD_4READ 0x13	 // Read (4 bytes address)
#define CMD_4QOREAD 0x6C // Read QSPI(4 bytes address)

#define ID_CFI_SIZE 10

static inline void get_info(int *buffer_size)
{
#if !defined(PI_PLATFORM_RTL)
	*buffer_size = TOTAL_SIZE;
#else
	if (pi_platform() == PI_PLATFORM_RTL)
	{
		*buffer_size = TOTAL_SIZE_RTL;
	}
	else
	{
		*buffer_size = TOTAL_SIZE;
	}
#endif
}
#undef PI_L2
#define PI_L2

PI_L2 int32_t cmd_buffer[4][2];
PI_L2 int32_t rx_cmd_buffer[4][2];

PI_L2 uint8_t *tx_buffer;
PI_L2 uint8_t *rx_buffer_1;
PI_L2 uint8_t *rx_buffer_2;

static pi_task_t buf_event[NB_BUFFERS];
static pi_task_t rx_buf_event[NB_BUFFERS];
static pi_task_t cmd_event[NB_BUFFERS];
static pi_task_t rx_cmd_event[NB_BUFFERS];

static void set_spim_verif_command(struct pi_device *spim, int cmd, int addr,
								   int size, int32_t *cmd_buffer,
								   pi_task_t *task)
{
	/*
	** The command moves it to the first 8 bits, a
nd to the last 8 it puts
	** the size.
	** Size is the size in bytes of the command.
	*/
	cmd_buffer[0] = (cmd << 24) | (size * 8);
	cmd_buffer[1] = addr;
	if (task)
		pi_spi_send_async(spim, cmd_buffer, 8 * 8, PI_SPI_CS_AUTO,
						  task);
	else
		pi_spi_send(spim, cmd_buffer, 8 * 8, PI_SPI_CS_AUTO);
}

static int test_entry()
{
	struct pi_spi_conf conf;
	struct pi_device spim0;

	PI_L2 uint8_t add_buffer[] = {0x00, 0x00, 0x00, 0x00, 0x00};

	int total_size;
	get_info(&total_size);
	int buffer_size = total_size / NB_BUFFERS;

	pi_spi_conf_init(&conf);

	conf.wordsize = PI_SPI_WORDSIZE_8;
	conf.big_endian = 1;
	conf.max_baudrate = 10000000;
	conf.polarity = 0;
	conf.phase = 0;
	conf.itf = 0;
	conf.cs = 0;

	pi_open_from_conf(&spim0, &conf);
	if (pi_spi_open(&spim0))
		return -1;

	printf("malloc tx buffer\n");
	tx_buffer = pmsis_l2_malloc(total_size);
	if (tx_buffer == NULL)
		return -1;

	printf("malloc rx buffer 1\n");
	rx_buffer_1 = pmsis_l2_malloc(total_size);
	if (rx_buffer_1 == NULL)
		return -1;

	printf("tx buffer init\n");
	for (int i = 0; i < total_size; i++)
	{
		tx_buffer[i] = i;
	}

	uint8_t cmd = CMD_WREN;

	pi_task_t event_wren_1;
	pi_task_t event_4pp_1;
	pi_task_t event_tx_1;
	pi_task_t event_wip_write_1;
	pi_task_t event_wip_read_1;
	pi_task_t event_4read_1;
	pi_task_t event_rx_1;

	printf("async cs auto\n");
	for (int i = 0; i < NB_BUFFERS; i++)
	{
		// Set write enabled
		cmd = CMD_WREN;
		pi_spi_send_async(&spim0, &cmd, (1 * 8), PI_SPI_CS_AUTO, pi_task_block(&event_wren_1));
		// send page address
		add_buffer[0] = CMD_4PP;
		pi_spi_send_async(&spim0, add_buffer, (sizeof(add_buffer) * 8), PI_SPI_CS_KEEP, pi_task_block(&event_4pp_1));
		// send data
		pi_spi_send_async(&spim0, tx_buffer + buffer_size * i, (buffer_size * 8), PI_SPI_CS_AUTO, pi_task_block(&event_tx_1));
		// wait until program operation is in progress
		cmd = CMD_RDSR1; // command to read status register 1
		uint8_t status = 0xFF;
		do
		{
			pi_spi_send_async(&spim0, &cmd, (1 * 8), PI_SPI_CS_KEEP, pi_task_block(&event_wip_write_1));
			pi_task_wait_on(&event_wip_write_1);
			pi_spi_receive_async(&spim0, &status, (1 * 8), PI_SPI_CS_AUTO, pi_task_block(&event_wip_read_1));
			pi_task_wait_on(&event_wip_read_1);
			status &= (1);
			printf("WIP Register: %d\n", status);
		} while (status != 0);
		// send page address
		add_buffer[0] = CMD_4READ;

		pi_spi_send_async(&spim0, add_buffer, (sizeof(add_buffer) * 8), PI_SPI_CS_KEEP, pi_task_block(&event_4read_1));
		pi_spi_receive_async(&spim0, rx_buffer_1 + buffer_size * i, (buffer_size * 8), PI_SPI_CS_AUTO, pi_task_block(&event_rx_1));
	}
	pi_task_wait_on(&event_4read_1);
	pi_task_wait_on(&event_rx_1);

	printf("starting error check\n");
	int error = 0;
	for (int i = 0; i < total_size; i++)
	{
		if (rx_buffer_1[i] != tx_buffer[i] && rx_buffer_2[i] != tx_buffer[i])
		{
			if (error == 0)
				printf("First error at index %d, expected 0x%x, got 0x%x at %p\n",
					   i, tx_buffer[i], rx_buffer_1[i],
					   &rx_buffer_1[i]);
			error++;
			return -1;
		}
	}

	if (error)
	{
		printf("Got %d errors\n", error);
	}
	else
	{
		printf("Test success\n");
	}
	pi_spi_close(&spim0);
	return error;
}

static void test_kickoff(void *arg)
{
	int ret = test_entry();
	pmsis_exit(ret);
}

/* Program Entry. */
int main(void)
{
#ifdef USE_FREERTOS_TEST
	/* Init board hardware. */
	system_init();
	printf("\n\n\t *** FreeRTOS Test I2C async *** \n\n");
#else
	printf("\n\n\t *** PULP-OS Test I2C async *** \n\n");
#endif
	return pmsis_kickoff((void *)test_kickoff);
}
