
*** Running vivado
    with args -log sine_wave.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sine_wave.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sine_wave.tcl -notrace
Command: synth_design -top sine_wave -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 387.531 ; gain = 97.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sine_wave' [D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/123.v:3]
INFO: [Synth 8-638] synthesizing module 'Clock_divider' [D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v:2]
INFO: [Synth 8-256] done synthesizing module 'Clock_divider' (1#1) [D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v:2]
INFO: [Synth 8-638] synthesizing module 'sine_rom' [D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/rom.v:7]
INFO: [Synth 8-256] done synthesizing module 'sine_rom' (2#1) [D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/rom.v:7]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (3#1) [D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/123.v:3]
WARNING: [Synth 8-3331] design sine_rom has unconnected port read_en
WARNING: [Synth 8-3331] design sine_rom has unconnected port ce
TclStackFree: incorrect freePtr. Call out of sequence?
