// Seed: 1655243202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout tri1 id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  inout wire id_2;
  output logic [7:0] id_1;
  wire \id_6 ;
  assign id_4 = 1;
endmodule
module module_2 #(
    parameter id_6 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  input wire id_7;
  input wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : id_6] id_8;
  localparam id_9 = 1;
  wire id_10;
endmodule
