$date
	Sat Sep 18 08:17:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # enable $end
$var reg 1 $ g $end
$scope module T1 $end
$var wire 1 " d $end
$var wire 1 # enable $end
$var wire 1 $ g $end
$var wire 1 % t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#1
0%
1"
0$
#6
1%
1$
#11
0#
#16
1!
1#
#19
0%
0"
#29
0!
1%
1"
#34
0%
0"
#39
1!
1%
1"
#44
0%
0"
#49
