$date
	Sun Jan 22 01:33:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var integer 32 % i [31:0] $end
$var integer 32 & k [31:0] $end
$scope module ha $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b1 %
0$
0#
0"
0!
$end
#10
1!
b10 %
1#
b0 &
#20
b11 %
1$
0#
b1 &
#30
0!
1"
b100 %
1#
b1 &
#40
0"
b101 %
0$
0#
b10 &
