<!doctype html>
<html>
<head>
<title>ATTR_100 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_100 (PCIE_ATTRIB) Register</p><h1>ATTR_100 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_100 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_100</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000190</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480190 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x000000F0</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_100</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_100 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_dnstream_link_num</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Used in downstream facing mode only. Specified the link number that this device will advertise in TS1 and TS2 during link training.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_exit_loopback_on_ei</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>When TRUE allows LTSSM (loopback slave at 2.5GT/s) to exit from Loopback.Active on RX Electrical Idle. When FALSE this optional arc is disabled; EP=0x0001; RP=0x0001</td></tr>
<tr valign=top><td>attr_upstream_facing</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>TRUE specifies upstream-facing port.<br/>FALSE specifies downstream-facing port.; EP=0x0001; RP=0x0000</td></tr>
<tr valign=top><td>attr_upconfig_capable</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>This attribute enables the upconfigure capability when set to TRUE and disables the upconfigure capability when set to FALSE; EP=0x0001; RP=0x0001</td></tr>
<tr valign=top><td>attr_pl_auto_config</td><td class="center"> 3:1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bypass link width negotiation in LTSSM Configuration states. Link will configure to x1, x2, x4 or x8 when the value of this attribute is 100, 101, 110 or 111 respectively. When this attribute is 0xx, link width negotiation will not be bypassed; EP=0x0000; RP=0x0000</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>