Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 19:21:53 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 26         |
| TIMING-18 | Warning  | Missing input or output delay | 48         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[5]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[4]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[4]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[2]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[3]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[4]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[5]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[2]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[0]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[1]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[6]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.593 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[5]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[6]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.629 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[0]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[1]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[0]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[2]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[3]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[4]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[5]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.693 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[1]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[3]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[0]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[2]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/FSM_sequential_M_phase_q_reg[1]/CE (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between man/FSM_sequential_M_phase_q_reg[2]/C (clocked by clk_0) and man/M_phase_q_reg_rep[3]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on inbutton[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on inbutton[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_button[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_button[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_button[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on io_button[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on io_button[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on io_seg[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on io_seg[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on io_seg[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on io_seg[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_seg[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_seg[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_seg[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_seg[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_sel[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_sel[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_sel[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_sel[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on outled[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on outled[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on outled[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on outled[3] relative to clock(s) clk_0
Related violations: <none>


