Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 11:25:34 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CNN_control_sets_placed.rpt
| Design       : CNN
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   126 |
| Unused register locations in slices containing registers |   332 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           10 |
|     10 |           25 |
|     12 |            4 |
|     14 |            2 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             778 |          196 |
| Yes          | No                    | No                     |            4542 |          783 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1084 |          208 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                             Enable Signal                                                            |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  ap_clk      | conv2d_3x3_1chan_rev_U0/CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p_1                                                  |                                                              |                2 |              4 |
|  ap_clk      | b_V_c_U/mOutPtr[3]_i_1__0_n_8                                                                                                        | ap_rst                                                       |                2 |              8 |
|  ap_clk      | resample_U0/ap_NS_fsm[5]                                                                                                             |                                                              |                2 |              8 |
|  ap_clk      |                                                                                                                                      | pad_for_conv2_U0/ap_sync_reg_channel_write_padded_L2_3_V     |                2 |              8 |
|  ap_clk      | max_pool_1chan_U0/ap_NS_fsm1                                                                                                         | max_pool_1chan_U0/i_reg_120                                  |                1 |              8 |
|  ap_clk      | max_pool_1chan_U0/Q[4]                                                                                                               | max_pool_1chan_U0/j_reg_132[4]_i_1_n_8                       |                1 |              8 |
|  ap_clk      | pad_for_conv2_U0/Q[3]                                                                                                                |                                                              |                1 |              8 |
|  ap_clk      | pad_for_conv2_U0/Q[5]                                                                                                                | pad_for_conv2_U0/j_reg_265                                   |                1 |              8 |
|  ap_clk      | a_V_c_U/mOutPtr[3]_i_1_n_8                                                                                                           | ap_rst                                                       |                1 |              8 |
|  ap_clk      | pad_for_conv2_U0/ap_CS_fsm_state4                                                                                                    |                                                              |                2 |              8 |
|  ap_clk      | pad_for_conv2_U0/ap_NS_fsm1                                                                                                          | pad_for_conv2_U0/ap_NS_fsm10_out                             |                2 |              8 |
|  ap_clk      | batch_norm_U0/Q[1]                                                                                                                   |                                                              |                2 |             10 |
|  ap_clk      | batch_norm_U0/Q[2]                                                                                                                   | batch_norm_U0/k_i_reg_207                                    |                2 |             10 |
|  ap_clk      | conv_bias_L2_3_V_c_U/mOutPtr[4]_i_1__2_n_8                                                                                           | ap_rst                                                       |                2 |             10 |
|  ap_clk      | relu_U0/k_reg_71_reg[4]_0[3]                                                                                                         | relu_U0/k_reg_71                                             |                2 |             10 |
|  ap_clk      | conv_bias_L2_1_V_c_U/mOutPtr[4]_i_1__0_n_8                                                                                           | ap_rst                                                       |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/Q[5]                                                                                                         | efficient_pad_n_1cha_U0/j_reg_669                            |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/Q[3]                                                                                                         |                                                              |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/Q[1]                                                                                                         |                                                              |                2 |             10 |
|  ap_clk      | relu_U0/ap_NS_fsm1                                                                                                                   | relu_U0/j_reg_60                                             |                2 |             10 |
|  ap_clk      | relu_U0/ap_CS_fsm_state2                                                                                                             |                                                              |                1 |             10 |
|  ap_clk      | zero_mean_1chan64_U0/ap_CS_fsm_state2                                                                                                |                                                              |                2 |             10 |
|  ap_clk      | zero_mean_1chan64_U0/Q[2]                                                                                                            | zero_mean_1chan64_U0/j_i_i_reg_406                           |                2 |             10 |
|  ap_clk      | pad_for_conv2_U0/Q[2]                                                                                                                | pad_for_conv2_U0/i_reg_243                                   |                2 |             10 |
|  ap_clk      | pad_for_conv2_U0/ap_NS_fsm[2]                                                                                                        |                                                              |                3 |             10 |
|  ap_clk      | pad_for_conv2_U0/Q[1]                                                                                                                |                                                              |                2 |             10 |
|  ap_clk      | conv_bias_L2_0_V_c_U/mOutPtr[4]_i_1_n_8                                                                                              | ap_rst                                                       |                2 |             10 |
|  ap_clk      | relu_U0/k_reg_71_reg[4]_0[1]                                                                                                         |                                                              |                2 |             10 |
|  ap_clk      | batch_norm_U0/ap_NS_fsm1                                                                                                             | batch_norm_U0/j_i_reg_196                                    |                2 |             10 |
|  ap_clk      | batch_norm_U0/ap_CS_fsm_state2                                                                                                       |                                                              |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/ap_NS_fsm1                                                                                                   | efficient_pad_n_1cha_U0/ap_NS_fsm11_out                      |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/ap_CS_fsm_state5                                                                                             |                                                              |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/ap_CS_fsm_state4                                                                                             | efficient_pad_n_1cha_U0/i_reg_647                            |                2 |             10 |
|  ap_clk      | conv_bias_L2_2_V_c_U/mOutPtr[4]_i_1__1_n_8                                                                                           | ap_rst                                                       |                2 |             10 |
|  ap_clk      | zero_mean_1chan64_U0/ap_NS_fsm1                                                                                                      | zero_mean_1chan64_U0/i_i_i_reg_395                           |                1 |             10 |
|  ap_clk      | zero_mean_1chan64_U0/Q[1]                                                                                                            |                                                              |                2 |             10 |
|  ap_clk      | efficient_pad_n_1cha_U0/arrayNo4_reg_8970                                                                                            |                                                              |                3 |             12 |
|  ap_clk      | efficient_pad_n_1cha_U0/ap_NS_fsm[6]                                                                                                 |                                                              |                2 |             12 |
|  ap_clk      | pad_for_conv2_U0/Q[4]                                                                                                                |                                                              |                3 |             12 |
|  ap_clk      | efficient_pad_n_1cha_U0/Q[4]                                                                                                         |                                                              |                3 |             12 |
|  ap_clk      |                                                                                                                                      | conv2d_3x3_1chan_rev_U0/ap_sync_reg_channel_write_conv_6_V   |                3 |             14 |
|  ap_clk      | max_pool_1chan_U0/x_fu_62                                                                                                            | max_pool_1chan_U0/x_fu_62[0]_i_1_n_8                         |                2 |             14 |
|  ap_clk      | relu_U0/k_reg_710                                                                                                                    |                                                              |                2 |             16 |
|  ap_clk      | resample_for_conv2_U0/k_mid2_reg_813_reg[0]_0                                                                                        |                                                              |                3 |             16 |
|  ap_clk      | resample_for_conv2_U0/k_reg_3210                                                                                                     | resample_for_conv2_U0/k_reg_321                              |                5 |             16 |
|  ap_clk      | zero_mean_1chan64_U0/j_i_i_reg_4060                                                                                                  |                                                              |                3 |             16 |
|  ap_clk      |                                                                                                                                      | resample_U0/ap_sync_reg_channel_write_resampled_1_3_V        |                8 |             18 |
|  ap_clk      | resample_for_conv2_U0/ap_block_pp0_stage0_11001                                                                                      | ap_rst                                                       |                3 |             18 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/i_reg_14000                                                                                                  |                                                              |                3 |             20 |
|  ap_clk      | relu_U0/ap_NS_fsm[3]                                                                                                                 |                                                              |                5 |             20 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/i_i_reg_4300                                                                                                 | conv2d_3x3_1chan_rev_U0/i_i_reg_430                          |                5 |             20 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/indvar_flatten_reg_515[9]_i_2_n_8                                                                            | conv2d_3x3_4chan_rev_U0/indvar_flatten_reg_515               |                4 |             20 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/conv2d_3x3_1chan_rev_U0_in_image_1_3_V_ce0                                                                   |                                                              |                4 |             20 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/indvar_flatten_next_reg_15090                                                                                |                                                              |                2 |             20 |
|  ap_clk      | pad_for_conv2_U0/j_reg_2650                                                                                                          |                                                              |                4 |             20 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p_0                                                  | ap_rst                                                       |                4 |             20 |
|  ap_clk      | batch_norm_U0/ap_NS_fsm[3]                                                                                                           |                                                              |                3 |             20 |
|  ap_clk      | resample_U0/ap_CS_fsm_pp0_stage0                                                                                                     |                                                              |                6 |             20 |
|  ap_clk      | resample_U0/ap_CS_fsm_pp0_stage0                                                                                                     | resample_U0/l_1_mid2_reg_1835                                |                5 |             20 |
|  ap_clk      | zero_mean_1chan64_U0/ap_NS_fsm[3]                                                                                                    |                                                              |                4 |             20 |
|  ap_clk      | resample_U0/indvar_flatten_reg_12390                                                                                                 | resample_U0/indvar_flatten_reg_1239                          |                2 |             20 |
|  ap_clk      | efficient_pad_n_1cha_U0/j_reg_6690                                                                                                   |                                                              |                4 |             22 |
|  ap_clk      | resample_U0/ap_CS_fsm_pp0_stage4                                                                                                     |                                                              |                4 |             22 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/i_i_reg_487[8]_i_2_n_8                                                                                       | conv2d_3x3_4chan_rev_U0/i_i_reg_487                          |                3 |             24 |
|  ap_clk      | max_pool_1chan_U0/j_reg_1320                                                                                                         |                                                              |                4 |             28 |
|  ap_clk      | batch_norm_U0/k_i_reg_2070                                                                                                           |                                                              |                3 |             28 |
|  ap_clk      | resample_U0/ap_CS_fsm_pp0_stage2                                                                                                     |                                                              |                6 |             30 |
|  ap_clk      |                                                                                                                                      | efficient_pad_n_1cha_U0/ap_sync_reg_channel_write_padded_9_V |                5 |             30 |
|  ap_clk      | resample_for_conv2_U0/l_1_mid2_reg_8630                                                                                              |                                                              |                7 |             32 |
|  ap_clk      | resample_for_conv2_U0/l_reg_3490                                                                                                     | resample_for_conv2_U0/l_reg_349                              |                4 |             32 |
|  ap_clk      | conv_kernel_L1_3_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_5_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_6_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_7_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_8_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | a_V_c_U/U_fifo_w18_d5_A_ram/shiftReg_ce                                                                                              |                                                              |                3 |             36 |
|  ap_clk      | b_V_c_U/U_fifo_w18_d5_A_ram/shiftReg_ce                                                                                              |                                                              |                3 |             36 |
|  ap_clk      | resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_12870                                                                     |                                                              |                8 |             36 |
|  ap_clk      | resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_13210                                                                     |                                                              |               13 |             36 |
|  ap_clk      | resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355[17]_i_1_n_8                                                          |                                                              |               14 |             36 |
|  ap_clk      | resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_12870                                                                     |                                                              |               14 |             36 |
|  ap_clk      | conv_bias_L1_V_c_U/U_fifo_w48_d4_A_ram/shiftReg_ce                                                                                   |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_4_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | resample_U0/CNN_mux_1532_18_2_1_U52/grp_fu_1692_ce                                                                                   | ap_rst                                                       |               18 |             36 |
|  ap_clk      | conv_kernel_L1_1_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | zero_mean_1chan64_U0/ap_CS_fsm_state4                                                                                                |                                                              |                5 |             36 |
|  ap_clk      | conv_kernel_L1_2_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | conv_kernel_L1_0_V_s_U/U_fifo_w18_d4_A_ram/shiftReg_ce                                                                               |                                                              |                3 |             36 |
|  ap_clk      | max_pool_1chan_U0/j_5_reg_5320                                                                                                       |                                                              |                7 |             40 |
|  ap_clk      | resample_U0/i_mid2_reg_18410                                                                                                         |                                                              |               12 |             40 |
|  ap_clk      | resample_U0/resample_U0_resampled_0_3_V_ce0                                                                                          |                                                              |                5 |             40 |
|  ap_clk      | max_pool_1chan_U0/reg_1630                                                                                                           |                                                              |               15 |             50 |
|  ap_clk      | max_pool_1chan_U0/reg_1670                                                                                                           |                                                              |                9 |             50 |
|  ap_clk      | resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].remd_tmp_reg[3][2]_0 |                                                              |               15 |             50 |
|  ap_clk      | max_pool_1chan_U0/Q[3]                                                                                                               |                                                              |               12 |             52 |
|  ap_clk      | max_pool_1chan_U0/ap_CS_fsm_state6                                                                                                   |                                                              |               10 |             52 |
|  ap_clk      | resample_U0/i_reg_115507_out                                                                                                         | resample_U0/i_reg_1155                                       |               12 |             60 |
|  ap_clk      | resample_U0/ap_CS_fsm_pp0_stage1                                                                                                     |                                                              |               11 |             60 |
|  ap_clk      | max_pool_1chan_U0/Q[4]                                                                                                               | max_pool_1chan_U0/y_fu_58[0]_i_1_n_8                         |                8 |             64 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/do_init_reg_5300                                                                                             | conv2d_3x3_4chan_rev_U0/y_i_reg_607[31]_i_1_n_8              |                9 |             64 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/do_init_reg_5300                                                                                             | conv2d_3x3_4chan_rev_U0/x_i_reg_621                          |                8 |             64 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/x_i_reg_7281                                                                                                 | conv2d_3x3_1chan_rev_U0/y_i_reg_714[0]_i_1_n_8               |                8 |             64 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/x_i_reg_728                                                                                                  | conv2d_3x3_1chan_rev_U0/x_i_reg_728[0]_i_1_n_8               |                8 |             64 |
|  ap_clk      | resample_U0/ap_condition_423                                                                                                         |                                                              |               20 |             72 |
|  ap_clk      | resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204                                                                      |                                                              |               28 |             72 |
|  ap_clk      | resample_U0/CNN_mux_1532_18_2_1_U54/E[0]                                                                                             | ap_rst                                                       |               36 |             72 |
|  ap_clk      | resample_for_conv2_U0/exitcond_flatten1_reg_7990                                                                                     |                                                              |               19 |             74 |
|  ap_clk      | resample_for_conv2_U0/exitcond_flatten3_reg_166018_out                                                                               | resample_for_conv2_U0/i_reg_279                              |               13 |             76 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/ap_CS_fsm_pp0_stage2                                                                                         |                                                              |               13 |             86 |
|  ap_clk      | conv_bias_L2_1_V_c_U/U_fifo_w48_d10_A_ram/shiftReg_ce                                                                                |                                                              |                6 |             94 |
|  ap_clk      | conv_bias_L2_3_V_c_U/U_fifo_w48_d10_A_ram/shiftReg_ce                                                                                |                                                              |                6 |             94 |
|  ap_clk      | conv_bias_L2_2_V_c_U/U_fifo_w48_d10_A_ram/shiftReg_ce                                                                                |                                                              |                6 |             94 |
|  ap_clk      | conv_bias_L2_0_V_c_U/U_fifo_w48_d10_A_ram/shiftReg_ce                                                                                |                                                              |                6 |             94 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/ap_CS_fsm_pp0_stage1                                                                                         | conv2d_3x3_4chan_rev_U0/tmp_65_reg_1590[0]_i_1_n_8           |               16 |            128 |
|  ap_clk      |                                                                                                                                      |                                                              |               49 |            136 |
|  ap_clk      | resample_U0/ap_condition_284                                                                                                         |                                                              |               40 |            144 |
|  ap_clk      | resample_for_conv2_U0/ap_block_pp0_stage0_11001                                                                                      |                                                              |               25 |            168 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/ap_CS_fsm_pp0_stage1                                                                                         |                                                              |               30 |            208 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/ce1                                                                                                          |                                                              |               31 |            224 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/E[0]                                                 |                                                              |               49 |            360 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/do_init_reg_4140                                                                                             |                                                              |               50 |            360 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/do_init_reg_5300                                                                                             |                                                              |               48 |            376 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635                                                               |                                                              |               71 |            376 |
|  ap_clk      | conv2d_3x3_4chan_rev_U0/bias_0_V_load_phi_reg_6710                                                                                   |                                                              |               45 |            376 |
|  ap_clk      |                                                                                                                                      | ap_rst                                                       |              178 |            708 |
|  ap_clk      | conv2d_3x3_1chan_rev_U0/CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p_0                                                  |                                                              |               93 |            868 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


