<profile>

<section name = "Vitis HLS Report for 'conv_via_tiling'" level="0">
<item name = "Date">Thu Mar 13 13:04:03 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv_kernel_fu_364">conv_kernel, 257, 208193, 2.570 us, 2.082 ms, 257, 208193, no</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419">conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435">conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, 3138, 3138, 31.380 us, 31.380 us, 3137, 3137, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440">conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455">conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, 36866, 36866, 0.369 ms, 0.369 ms, 36865, 36865, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468">conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, 33865, 33865, 0.339 ms, 0.339 ms, 33857, 33857, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481">conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502">conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527">conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_90_4">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_91_5">?, ?, ?, -, -, ?, no</column>
<column name="  ++ VITIS_LOOP_102_6">?, ?, ?, -, -, ?, no</column>
<column name="   +++ VITIS_LOOP_129_12">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2876, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 207, 39935, 36836, 0</column>
<column name="Memory">152, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1923, -</column>
<column name="Register">-, -, 2477, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 8, 7, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 538, 936, 0</column>
<column name="grp_conv_kernel_fu_364">conv_kernel, 0, 147, 24264, 19563, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435">conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, 0, 0, 33, 305, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440">conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, 0, 3, 5142, 4325, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455">conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, 0, 0, 52, 322, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481">conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, 0, 0, 608, 1084, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468">conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, 0, 0, 458, 531, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502">conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, 0, 12, 5273, 4774, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527">conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, 0, 4, 580, 1663, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419">conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, 0, 0, 704, 1304, 0</column>
<column name="mem1_m_axi_U">mem1_m_axi, 2, 0, 671, 637, 0</column>
<column name="mem2_m_axi_U">mem2_m_axi, 4, 0, 824, 682, 0</column>
<column name="mul_31ns_32s_32_1_1_U215">mul_31ns_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U216">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U217">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U218">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_36ns_68_1_1_U219">mul_32ns_36ns_68_1_1, 0, 4, 0, 24, 0</column>
<column name="mul_32ns_64ns_96_1_1_U220">mul_32ns_64ns_96_1_1, 0, 8, 0, 46, 0</column>
<column name="mul_32s_32s_32_1_1_U221">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U222">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_34ns_65_1_1_U223">mul_32s_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="mul_32s_34ns_65_1_1_U224">mul_32s_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="sdiv_32ns_32s_32_36_seq_1_U225">sdiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_32ns_32s_32_36_seq_1_U226">sdiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="localOut_U">localOut_RAM_AUTO_1R1W, 8, 0, 0, 0, 3136, 32, 1, 100352</column>
<column name="localW_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_1_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_2_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_3_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_4_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_5_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_6_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_7_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localW_8_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_1_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_2_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_3_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_4_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_5_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_6_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_7_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="localIn_8_U">localW_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln102_fu_1275_p2">+, 0, 0, 33, 26, 1</column>
<column name="add_ln104_fu_1289_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln129_fu_1339_p2">+, 0, 0, 33, 26, 1</column>
<column name="add_ln131_1_fu_1459_p2">+, 0, 0, 43, 36, 36</column>
<column name="add_ln131_fu_1353_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln29_fu_613_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln33_1_fu_775_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln33_2_fu_833_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln33_3_fu_893_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln33_fu_717_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln90_1_fu_1051_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln90_2_fu_994_p2">+, 0, 0, 36, 29, 1</column>
<column name="add_ln90_fu_1018_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln91_1_fu_1190_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln91_2_fu_1124_p2">+, 0, 0, 36, 29, 1</column>
<column name="add_ln91_fu_1159_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_68_fu_1436_p2">+, 0, 0, 45, 38, 38</column>
<column name="grp_fu_625_p0">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_637_p0">+, 0, 0, 39, 32, 32</column>
<column name="mul_ln150_fu_1406_p2">+, 0, 0, 42, 35, 35</column>
<column name="out_h_fu_648_p2">+, 0, 0, 39, 32, 1</column>
<column name="out_w_fu_654_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_64_fu_1102_p2">-, 0, 0, 39, 32, 32</column>
<column name="empty_66_fu_1231_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln104_fu_1310_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln131_fu_1374_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln33_1_fu_865_p2">-, 0, 0, 34, 1, 27</column>
<column name="sub_ln33_2_fu_906_p2">-, 0, 0, 39, 7, 32</column>
<column name="sub_ln33_3_fu_925_p2">-, 0, 0, 34, 1, 27</column>
<column name="sub_ln33_4_fu_727_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln33_5_fu_785_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln33_fu_846_p2">-, 0, 0, 39, 7, 32</column>
<column name="sub_ln90_1_fu_961_p2">-, 0, 0, 39, 3, 32</column>
<column name="sub_ln90_2_fu_1044_p2">-, 0, 0, 39, 3, 32</column>
<column name="sub_ln90_3_fu_769_p2">-, 0, 0, 37, 1, 30</column>
<column name="sub_ln90_4_fu_827_p2">-, 0, 0, 37, 1, 30</column>
<column name="sub_ln90_5_fu_1012_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln90_6_fu_1068_p2">-, 0, 0, 38, 31, 31</column>
<column name="sub_ln90_fu_956_p2">-, 0, 0, 39, 3, 32</column>
<column name="sub_ln91_1_fu_1142_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln91_fu_1178_p2">-, 0, 0, 39, 3, 32</column>
<column name="sub_ln94_fu_1074_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln95_fu_1196_p2">-, 0, 0, 39, 32, 32</column>
<column name="cmp16237_fu_1391_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cmp29252_fu_1225_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cmp366_fu_660_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cmp764_fu_666_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln102_fu_1270_p2">icmp, 0, 0, 34, 27, 27</column>
<column name="icmp_ln104_fu_1299_p2">icmp, 0, 0, 40, 33, 33</column>
<column name="icmp_ln129_fu_1334_p2">icmp, 0, 0, 34, 27, 27</column>
<column name="icmp_ln131_fu_1363_p2">icmp, 0, 0, 40, 33, 33</column>
<column name="icmp_ln37_1_fu_1210_p2">icmp, 0, 0, 36, 29, 1</column>
<column name="icmp_ln37_fu_1088_p2">icmp, 0, 0, 36, 29, 1</column>
<column name="icmp_ln90_1_fu_1026_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln90_fu_989_p2">icmp, 0, 0, 37, 30, 30</column>
<column name="icmp_ln91_1_fu_1164_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln91_fu_1119_p2">icmp, 0, 0, 37, 30, 30</column>
<column name="ap_block_state49_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="cur_in_ch_fu_1379_p3">select, 0, 0, 32, 1, 7</column>
<column name="cur_out_ch_fu_1315_p3">select, 0, 0, 32, 1, 7</column>
<column name="empty_62_fu_697_p3">select, 0, 0, 62, 1, 63</column>
<column name="empty_67_fu_1236_p3">select, 0, 0, 32, 1, 32</column>
<column name="empty_69_fu_1443_p3">select, 0, 0, 33, 1, 35</column>
<column name="empty_fu_690_p3">select, 0, 0, 62, 1, 63</column>
<column name="in_ch_tiles_fu_945_p3">select, 0, 0, 27, 1, 27</column>
<column name="out_ch_tiles_fu_885_p3">select, 0, 0, 27, 1, 27</column>
<column name="select_ln33_1_fu_974_p3">select, 0, 0, 30, 1, 30</column>
<column name="select_ln33_fu_966_p3">select, 0, 0, 30, 1, 30</column>
<column name="select_ln90_1_fu_761_p3">select, 0, 0, 30, 1, 30</column>
<column name="select_ln90_2_fu_819_p3">select, 0, 0, 30, 1, 30</column>
<column name="select_ln90_fu_1031_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln91_fu_1170_p3">select, 0, 0, 32, 1, 32</column>
<column name="tileH_fu_1094_p3">select, 0, 0, 32, 1, 3</column>
<column name="tileW_fu_1216_p3">select, 0, 0, 32, 1, 3</column>
<column name="xor_ln104_fu_1304_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln131_fu_1368_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln90_fu_1038_p2">xor, 0, 0, 32, 32, 2</column>
<column name="xor_ln91_fu_1185_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">252, 58, 1, 58</column>
<column name="grp_fu_553_p0">20, 4, 32, 128</column>
<column name="grp_fu_553_p1">20, 4, 32, 128</column>
<column name="grp_fu_566_p0">20, 4, 32, 128</column>
<column name="grp_fu_566_p1">20, 4, 64, 256</column>
<column name="grp_fu_571_p0">20, 4, 32, 128</column>
<column name="grp_fu_571_p1">14, 3, 32, 96</column>
<column name="ict_reg_352">9, 2, 26, 52</column>
<column name="localIn_1_address0">20, 4, 12, 48</column>
<column name="localIn_1_ce0">20, 4, 1, 4</column>
<column name="localIn_1_d0">14, 3, 32, 96</column>
<column name="localIn_1_we0">14, 3, 1, 3</column>
<column name="localIn_2_address0">20, 4, 12, 48</column>
<column name="localIn_2_ce0">20, 4, 1, 4</column>
<column name="localIn_2_d0">14, 3, 32, 96</column>
<column name="localIn_2_we0">14, 3, 1, 3</column>
<column name="localIn_3_address0">20, 4, 12, 48</column>
<column name="localIn_3_ce0">20, 4, 1, 4</column>
<column name="localIn_3_d0">14, 3, 32, 96</column>
<column name="localIn_3_we0">14, 3, 1, 3</column>
<column name="localIn_4_address0">20, 4, 12, 48</column>
<column name="localIn_4_ce0">20, 4, 1, 4</column>
<column name="localIn_4_d0">14, 3, 32, 96</column>
<column name="localIn_4_we0">14, 3, 1, 3</column>
<column name="localIn_5_address0">20, 4, 12, 48</column>
<column name="localIn_5_ce0">20, 4, 1, 4</column>
<column name="localIn_5_d0">14, 3, 32, 96</column>
<column name="localIn_5_we0">14, 3, 1, 3</column>
<column name="localIn_6_address0">20, 4, 12, 48</column>
<column name="localIn_6_ce0">20, 4, 1, 4</column>
<column name="localIn_6_d0">14, 3, 32, 96</column>
<column name="localIn_6_we0">14, 3, 1, 3</column>
<column name="localIn_7_address0">20, 4, 12, 48</column>
<column name="localIn_7_ce0">20, 4, 1, 4</column>
<column name="localIn_7_d0">14, 3, 32, 96</column>
<column name="localIn_7_we0">14, 3, 1, 3</column>
<column name="localIn_8_address0">20, 4, 12, 48</column>
<column name="localIn_8_ce0">20, 4, 1, 4</column>
<column name="localIn_8_d0">14, 3, 32, 96</column>
<column name="localIn_8_we0">14, 3, 1, 3</column>
<column name="localIn_address0">20, 4, 12, 48</column>
<column name="localIn_ce0">20, 4, 1, 4</column>
<column name="localIn_d0">14, 3, 32, 96</column>
<column name="localIn_we0">14, 3, 1, 3</column>
<column name="localOut_address0">26, 5, 12, 60</column>
<column name="localOut_ce0">26, 5, 1, 5</column>
<column name="localOut_ce1">9, 2, 1, 2</column>
<column name="localOut_d0">20, 4, 32, 128</column>
<column name="localOut_we0">20, 4, 1, 4</column>
<column name="localW_1_address0">20, 4, 12, 48</column>
<column name="localW_1_ce0">20, 4, 1, 4</column>
<column name="localW_1_d0">14, 3, 32, 96</column>
<column name="localW_1_we0">14, 3, 1, 3</column>
<column name="localW_2_address0">20, 4, 12, 48</column>
<column name="localW_2_ce0">20, 4, 1, 4</column>
<column name="localW_2_d0">14, 3, 32, 96</column>
<column name="localW_2_we0">14, 3, 1, 3</column>
<column name="localW_3_address0">20, 4, 12, 48</column>
<column name="localW_3_ce0">20, 4, 1, 4</column>
<column name="localW_3_d0">14, 3, 32, 96</column>
<column name="localW_3_we0">14, 3, 1, 3</column>
<column name="localW_4_address0">20, 4, 12, 48</column>
<column name="localW_4_ce0">20, 4, 1, 4</column>
<column name="localW_4_d0">14, 3, 32, 96</column>
<column name="localW_4_we0">14, 3, 1, 3</column>
<column name="localW_5_address0">20, 4, 12, 48</column>
<column name="localW_5_ce0">20, 4, 1, 4</column>
<column name="localW_5_d0">14, 3, 32, 96</column>
<column name="localW_5_we0">14, 3, 1, 3</column>
<column name="localW_6_address0">20, 4, 12, 48</column>
<column name="localW_6_ce0">20, 4, 1, 4</column>
<column name="localW_6_d0">14, 3, 32, 96</column>
<column name="localW_6_we0">14, 3, 1, 3</column>
<column name="localW_7_address0">20, 4, 12, 48</column>
<column name="localW_7_ce0">20, 4, 1, 4</column>
<column name="localW_7_d0">14, 3, 32, 96</column>
<column name="localW_7_we0">14, 3, 1, 3</column>
<column name="localW_8_address0">20, 4, 12, 48</column>
<column name="localW_8_ce0">20, 4, 1, 4</column>
<column name="localW_8_d0">14, 3, 32, 96</column>
<column name="localW_8_we0">14, 3, 1, 3</column>
<column name="localW_address0">20, 4, 12, 48</column>
<column name="localW_ce0">20, 4, 1, 4</column>
<column name="localW_d0">14, 3, 32, 96</column>
<column name="localW_we0">14, 3, 1, 3</column>
<column name="mem1_ARADDR">20, 4, 64, 256</column>
<column name="mem1_ARLEN">20, 4, 32, 128</column>
<column name="mem1_ARVALID">20, 4, 1, 4</column>
<column name="mem1_RREADY">20, 4, 1, 4</column>
<column name="mem2_ARVALID">9, 2, 1, 2</column>
<column name="mem2_AWADDR">14, 3, 64, 192</column>
<column name="mem2_AWLEN">14, 3, 32, 96</column>
<column name="mem2_AWVALID">14, 3, 1, 3</column>
<column name="mem2_BREADY">14, 3, 1, 3</column>
<column name="mem2_RREADY">9, 2, 1, 2</column>
<column name="mem2_WDATA">14, 3, 32, 96</column>
<column name="mem2_WSTRB">14, 3, 4, 12</column>
<column name="mem2_WVALID">14, 3, 1, 3</column>
<column name="oct_reg_341">9, 2, 26, 52</column>
<column name="tc_reg_330">9, 2, 29, 58</column>
<column name="tr_fu_190">9, 2, 29, 58</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="H_read_reg_1526">32, 0, 32, 0</column>
<column name="W_read_reg_1520">32, 0, 32, 0</column>
<column name="add_ln102_reg_1773">26, 0, 26, 0</column>
<column name="add_ln129_reg_1805">26, 0, 26, 0</column>
<column name="add_ln131_1_reg_1834">36, 0, 36, 0</column>
<column name="add_ln90_2_reg_1648">29, 0, 29, 0</column>
<column name="add_ln90_reg_1660">32, 0, 32, 0</column>
<column name="add_ln91_1_reg_1729">32, 0, 32, 0</column>
<column name="add_ln91_2_reg_1696">29, 0, 29, 0</column>
<column name="ap_CS_fsm">57, 0, 57, 0</column>
<column name="bias_read_reg_1505">64, 0, 64, 0</column>
<column name="cmp366_reg_1586">1, 0, 1, 0</column>
<column name="cmp764_reg_1591">1, 0, 1, 0</column>
<column name="cur_in_ch_reg_1815">32, 0, 32, 0</column>
<column name="cur_out_ch_reg_1785">32, 0, 32, 0</column>
<column name="empty_62_reg_1597">63, 0, 63, 0</column>
<column name="empty_64_reg_1678">32, 0, 32, 0</column>
<column name="empty_66_reg_1740">32, 0, 32, 0</column>
<column name="empty_67_reg_1745">32, 0, 32, 0</column>
<column name="empty_68_reg_1824">30, 0, 38, 8</column>
<column name="empty_69_reg_1829">35, 0, 35, 0</column>
<column name="grp_conv_kernel_fu_364_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419_ap_start_reg">1, 0, 1, 0</column>
<column name="ict_reg_352">26, 0, 26, 0</column>
<column name="in_ch_read_reg_1540">32, 0, 32, 0</column>
<column name="in_ch_tiles_reg_1612">27, 0, 27, 0</column>
<column name="input_r_read_reg_1515">64, 0, 64, 0</column>
<column name="mul_ln104_reg_1792">64, 0, 64, 0</column>
<column name="mul_ln131_reg_1839">68, 0, 68, 0</column>
<column name="mul_ln91_2_reg_1750">64, 0, 64, 0</column>
<column name="oct_reg_341">26, 0, 26, 0</column>
<column name="out_ch_cast_reg_1602">33, 0, 33, 0</column>
<column name="out_ch_read_reg_1531">32, 0, 32, 0</column>
<column name="out_ch_tiles_reg_1607">27, 0, 27, 0</column>
<column name="out_h_reg_1564">32, 0, 32, 0</column>
<column name="out_w_reg_1577">32, 0, 32, 0</column>
<column name="output_r_read_reg_1498">64, 0, 64, 0</column>
<column name="pad_read_reg_1482">32, 0, 32, 0</column>
<column name="reg_589">64, 0, 64, 0</column>
<column name="reg_595">96, 0, 96, 0</column>
<column name="reg_602">32, 0, 32, 0</column>
<column name="sdiv_ln29_1_reg_1571">32, 0, 32, 0</column>
<column name="sdiv_ln29_reg_1558">32, 0, 32, 0</column>
<column name="select_ln33_1_reg_1637">30, 0, 30, 0</column>
<column name="select_ln33_reg_1632">30, 0, 30, 0</column>
<column name="select_ln91_reg_1718">32, 0, 32, 0</column>
<column name="sext_ln90_reg_1617">33, 0, 33, 0</column>
<column name="shl_ln1_reg_1778">26, 0, 32, 6</column>
<column name="shl_ln3_reg_1810">26, 0, 32, 6</column>
<column name="stride_read_reg_1488">32, 0, 32, 0</column>
<column name="sub_ln90_1_reg_1627">32, 0, 32, 0</column>
<column name="sub_ln90_5_reg_1653">32, 0, 32, 0</column>
<column name="sub_ln90_6_reg_1666">31, 0, 31, 0</column>
<column name="sub_ln90_reg_1622">32, 0, 32, 0</column>
<column name="sub_ln91_1_reg_1701">32, 0, 32, 0</column>
<column name="tc_reg_330">29, 0, 29, 0</column>
<column name="tileH_reg_1672">32, 0, 32, 0</column>
<column name="tileW_reg_1734">32, 0, 32, 0</column>
<column name="tr_fu_190">29, 0, 29, 0</column>
<column name="trunc_ln91_reg_1706">31, 0, 31, 0</column>
<column name="weight_read_reg_1510">64, 0, 64, 0</column>
<column name="xor_ln91_reg_1724">32, 0, 32, 0</column>
<column name="zext_ln104_reg_1755">32, 0, 64, 32</column>
<column name="zext_ln131_1_reg_1797">32, 0, 68, 36</column>
<column name="zext_ln174_reg_1760">64, 0, 96, 32</column>
<column name="zext_ln192_reg_1765">64, 0, 96, 32</column>
<column name="zext_ln91_2_reg_1683">32, 0, 64, 32</column>
<column name="zext_ln91_3_reg_1712">31, 0, 32, 1</column>
<column name="zext_ln91_4_reg_1688">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_via_tiling, return value</column>
<column name="m_axi_mem1_AWVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLEN">out, 8, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WDATA">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WSTRB">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WLAST">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLEN">out, 8, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RDATA">in, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RLAST">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RUSER">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BUSER">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem2_AWVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLEN">out, 8, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WDATA">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WSTRB">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WLAST">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLEN">out, 8, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RDATA">in, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RLAST">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RUSER">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BUSER">in, 1, m_axi, mem2, pointer</column>
</table>
</item>
</section>
</profile>
