# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/display/rockchip/dw_mipi_dsi_rockchip.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Rockchip specific extensions to the Synopsys Designware MIPI DSI

maintainers:
  - Chris Zhong <zyw@rock-chips.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - rockchip,rk3399-mipi-dsi
          - rockchip,rk3288-mipi-dsi
      - const: snps,dw-mipi-dsi
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: ref
      - const: pclk
    minItems: 2
    maxItems: 2
    additionalItems: false
  power-domains: {}
  rockchip,grf:
    description: FIXME
  '#address-cells':
    const: 0x1
  '#size-cells':
    const: 0x0
  resets: {}
  reset-names:
    items:
      - const: apb
    minItems: 1
    maxItems: 1
    additionalItems: false
examples:
  - |
    mipi_dsi: mipi@ff960000 {
      #address-cells = <1>;
      #size-cells = <0>;
      compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
      reg = <0xff960000 0x4000>;
      interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&cru SCLK_MIPI_24M>, <&cru PCLK_MIPI_DSI0>;
      clock-names = "ref", "pclk";
      resets = <&cru SRST_MIPIDSI0>;
      reset-names = "apb";
      rockchip,grf = <&grf>;

      ports {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <1>;

        mipi_in: port {
          #address-cells = <1>;
          #size-cells = <0>;
          mipi_in_vopb: endpoint@0 {
            reg = <0>;
            remote-endpoint = <&vopb_out_mipi>;
          };
          mipi_in_vopl: endpoint@1 {
            reg = <1>;
            remote-endpoint = <&vopl_out_mipi>;
          };
        };
      };

      panel {
        compatible ="boe,tv080wum-nl0";
        reg = <0>;

        enable-gpios = <&gpio7 3 GPIO_ACTIVE_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&lcd_en>;
        backlight = <&backlight>;
      };
    };
historical: |+
  Rockchip specific extensions to the Synopsys Designware MIPI DSI
  ================================

  Required properties:
  - #address-cells: Should be <1>.
  - #size-cells: Should be <0>.
  - compatible: "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi".
  	      "rockchip,rk3399-mipi-dsi", "snps,dw-mipi-dsi".
  - reg: Represent the physical address range of the controller.
  - interrupts: Represent the controller's interrupt to the CPU(s).
  - clocks, clock-names: Phandles to the controller's pll reference
    clock(ref) and APB clock(pclk). For RK3399, a phy config clock
    (phy_cfg) and a grf clock(grf) are required. As described in [1].
  - rockchip,grf: this soc should set GRF regs to mux vopl/vopb.
  - ports: contain a port node with endpoint definitions as defined in [2].
    For vopb,set the reg = <0> and set the reg = <1> for vopl.

  Optional properties:
  - power-domains: a phandle to mipi dsi power domain node.
  - resets: list of phandle + reset specifier pairs, as described in [3].
  - reset-names: string reset name, must be "apb".

  [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
  [2] Documentation/devicetree/bindings/media/video-interfaces.txt
  [3] Documentation/devicetree/bindings/reset/reset.txt

...
