--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31066888 paths analyzed, 8566 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.905ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<0>_1_7 (SLICE_X40Y19.C3), 97456 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.847ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.D3       net (fanout=13)       1.550   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.D        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6121
    SLICE_X45Y7.B2       net (fanout=3)        0.449   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
    SLICE_X45Y7.B        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>611
    SLICE_X44Y7.B5       net (fanout=1)        0.186   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>61
    SLICE_X44Y7.BMUX     Topbb                 0.376   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>61
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X46Y8.B3       net (fanout=2)        0.590   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_56
    SLICE_X46Y8.BMUX     Topbb                 0.368   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X44Y11.B3      net (fanout=1)        0.824   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X44Y11.BMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X44Y11.C5      net (fanout=2)        0.380   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X44Y11.CQ      Tad_logic             0.822   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.480   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.847ns (3.688ns logic, 15.159ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.826ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.C2       net (fanout=13)       1.661   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.CMUX     Tilo                  0.313   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6131
    SLICE_X44Y6.D5       net (fanout=3)        0.373   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>613
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.CQ      Tad_logic             0.946   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.480   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.826ns (3.630ns logic, 15.196ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.D3       net (fanout=13)       1.550   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.D        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6121
    SLICE_X44Y6.D4       net (fanout=3)        0.439   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.CQ      Tad_logic             0.946   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.480   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.727ns (3.576ns logic, 15.151ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<0>_1_6 (SLICE_X40Y19.C3), 97456 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.828ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.D3       net (fanout=13)       1.550   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.D        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6121
    SLICE_X45Y7.B2       net (fanout=3)        0.449   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
    SLICE_X45Y7.B        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>611
    SLICE_X44Y7.B5       net (fanout=1)        0.186   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>61
    SLICE_X44Y7.BMUX     Topbb                 0.376   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>61
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X46Y8.B3       net (fanout=2)        0.590   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_56
    SLICE_X46Y8.BMUX     Topbb                 0.368   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X44Y11.B3      net (fanout=1)        0.824   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X44Y11.BMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X44Y11.C5      net (fanout=2)        0.380   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X44Y11.CQ      Tad_logic             0.822   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.461   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_6
    -------------------------------------------------  ---------------------------
    Total                                     18.828ns (3.669ns logic, 15.159ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.807ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.C2       net (fanout=13)       1.661   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.CMUX     Tilo                  0.313   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6131
    SLICE_X44Y6.D5       net (fanout=3)        0.373   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>613
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.CQ      Tad_logic             0.946   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.461   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_6
    -------------------------------------------------  ---------------------------
    Total                                     18.807ns (3.611ns logic, 15.196ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.D3       net (fanout=13)       1.550   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.D        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6121
    SLICE_X44Y6.D4       net (fanout=3)        0.439   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.CQ      Tad_logic             0.946   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X40Y19.C3      net (fanout=1)        1.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X40Y19.CLK     Tas                   0.461   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_6
    -------------------------------------------------  ---------------------------
    Total                                     18.708ns (3.557ns logic, 15.151ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<0>_1_7 (SLICE_X40Y19.B6), 59437 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.658ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.C2       net (fanout=13)       1.661   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.CMUX     Tilo                  0.313   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6131
    SLICE_X44Y6.D5       net (fanout=3)        0.373   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>613
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.BQ      Tad_logic             0.848   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X40Y19.B6      net (fanout=1)        1.063   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X40Y19.CLK     Tas                   0.606   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.658ns (3.658ns logic, 15.000ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.559ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X45Y7.D3       net (fanout=13)       1.550   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X45Y7.D        Tilo                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>6121
    SLICE_X44Y6.D4       net (fanout=3)        0.439   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>612
    SLICE_X44Y6.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>41
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.D6       net (fanout=2)        0.498   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36
    SLICE_X46Y7.DMUX     Topdd                 0.374   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.BQ      Tad_logic             0.848   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X40Y19.B6      net (fanout=1)        1.063   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X40Y19.CLK     Tas                   0.606   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.559ns (3.604ns logic, 14.955ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_39_6 (FF)
  Destination:          sad_wrappings/sad_array<0>_1_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.541ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.552 - 0.575)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_39_6 to sad_wrappings/sad_array<0>_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.391   sad_wrappings/templ_array_39<7>
                                                       sad_wrappings/templ_array_39_6
    SLICE_X40Y13.C4      net (fanout=67)       9.918   sad_wrappings/templ_array_39<6>
    SLICE_X40Y13.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_cy<7>
    SLICE_X40Y14.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_21_OUT<8:0>_xor<8>
    SLICE_X42Y7.A3       net (fanout=13)       1.334   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_21_OUT<8>
    SLICE_X42Y7.A        Tilo                  0.205   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_25
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd5_xor<0>31
    SLICE_X44Y6.C3       net (fanout=1)        0.516   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_25
    SLICE_X44Y6.CMUX     Topcc                 0.413   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<2>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X46Y7.CX       net (fanout=2)        0.768   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_26
    SLICE_X46Y7.DMUX     Tcxd                  0.259   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X44Y10.D4      net (fanout=1)        0.746   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_311
    SLICE_X44Y10.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_312
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.A4      net (fanout=2)        0.738   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd123
    SLICE_X44Y11.BQ      Tad_logic             0.848   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>4
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X40Y19.B6      net (fanout=1)        1.063   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X40Y19.CLK     Tas                   0.606   sad_wrappings/sad_array<0>_1<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array<0>_1_7
    -------------------------------------------------  ---------------------------
    Total                                     18.541ns (3.455ns logic, 15.086ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/junk_s_row (SLICE_X46Y86.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/junk_s_row (FF)
  Destination:          sad_wrappings/junk_s_row (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/junk_s_row to sad_wrappings/junk_s_row
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y86.AQ      Tcko                  0.200   sad_wrappings/junk_s_row
                                                       sad_wrappings/junk_s_row
    SLICE_X46Y86.A6      net (fanout=2)        0.023   sad_wrappings/junk_s_row
    SLICE_X46Y86.CLK     Tah         (-Th)    -0.190   sad_wrappings/junk_s_row
                                                       sad_wrappings/junk_s_row_glue_rst
                                                       sad_wrappings/junk_s_row
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_28 (SLICE_X54Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_28 (FF)
  Destination:          comm_fpga_fx2/count_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_28 to comm_fpga_fx2/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.AQ     Tcko                  0.200   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/count_28
    SLICE_X54Y109.A6     net (fanout=4)        0.034   comm_fpga_fx2/count<28>
    SLICE_X54Y109.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/Mmux_count_next352
                                                       comm_fpga_fx2/count_28
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/junk_s (SLICE_X39Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/junk_s (FF)
  Destination:          sad_wrappings/junk_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/junk_s to sad_wrappings/junk_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.AQ      Tcko                  0.198   sad_wrappings/junk_s
                                                       sad_wrappings/junk_s
    SLICE_X39Y92.A6      net (fanout=2)        0.022   sad_wrappings/junk_s
    SLICE_X39Y92.CLK     Tah         (-Th)    -0.215   sad_wrappings/junk_s
                                                       sad_wrappings/junk_s_glue_rst
                                                       sad_wrappings/junk_s
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/ndx_s_row<3>/CLK
  Logical resource: sad_wrappings/ndx_s_row_0/CK
  Location pin: SLICE_X46Y78.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/ndx_s_row<3>/CLK
  Logical resource: sad_wrappings/ndx_s_row_1/CK
  Location pin: SLICE_X46Y78.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   18.905|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31066888 paths, 0 nets, and 32161 connections

Design statistics:
   Minimum period:  18.905ns{1}   (Maximum frequency:  52.896MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 25 16:56:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 563 MB



