// Seed: 2268305184
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3 = id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    input tri id_7,
    input supply0 id_8,
    inout tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  assign id_0 = 1'h0;
  always id_6 <= 1 ? 1 : 1;
  module_0 modCall_1 (
      id_10,
      id_4
  );
endmodule
