// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_BHT.h"
#include "Vmycpu_top__Syms.h"

VL_INLINE_OPT void Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT__97(Vmycpu_top_BHT* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT__97\n"); );
    // Body
    vlSelf->__PVT__io_out = ((0x7fU == (IData)(vlSelf->__PVT__io_ar_addr))
                              ? (IData)(vlSelf->__PVT__bht_127)
                              : (IData)(vlSelf->__PVT___GEN_126));
    vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__BHT_io_out 
        = vlSelf->__PVT__io_out;
}

VL_INLINE_OPT void Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_1__125(Vmycpu_top_BHT* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_1__125\n"); );
    // Body
    vlSelf->__PVT__io_out = ((0x7fU == (IData)(vlSelf->__PVT__io_ar_addr))
                              ? (IData)(vlSelf->__PVT__bht_127)
                              : (IData)(vlSelf->__PVT___GEN_126));
    vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__BHT_1_io_out 
        = vlSelf->__PVT__io_out;
}

VL_INLINE_OPT void Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_2__126(Vmycpu_top_BHT* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_2__126\n"); );
    // Body
    vlSelf->__PVT__io_out = ((0x7fU == (IData)(vlSelf->__PVT__io_ar_addr))
                              ? (IData)(vlSelf->__PVT__bht_127)
                              : (IData)(vlSelf->__PVT___GEN_126));
    vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__BHT_2_io_out 
        = vlSelf->__PVT__io_out;
}

VL_INLINE_OPT void Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_3__109(Vmycpu_top_BHT* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_BHT___nba_comb__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue__BHT_3__109\n"); );
    // Body
    vlSelf->__PVT___GEN_110 = ((0x6eU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_110)
                                : (IData)(vlSelf->__PVT___GEN_109));
    vlSelf->__PVT___GEN_111 = ((0x6fU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_111)
                                : (IData)(vlSelf->__PVT___GEN_110));
    vlSelf->__PVT___GEN_112 = ((0x70U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_112)
                                : (IData)(vlSelf->__PVT___GEN_111));
    vlSelf->__PVT___GEN_113 = ((0x71U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_113)
                                : (IData)(vlSelf->__PVT___GEN_112));
    vlSelf->__PVT___GEN_114 = ((0x72U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_114)
                                : (IData)(vlSelf->__PVT___GEN_113));
    vlSelf->__PVT___GEN_115 = ((0x73U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_115)
                                : (IData)(vlSelf->__PVT___GEN_114));
    vlSelf->__PVT___GEN_116 = ((0x74U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_116)
                                : (IData)(vlSelf->__PVT___GEN_115));
    vlSelf->__PVT___GEN_117 = ((0x75U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_117)
                                : (IData)(vlSelf->__PVT___GEN_116));
    vlSelf->__PVT___GEN_118 = ((0x76U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_118)
                                : (IData)(vlSelf->__PVT___GEN_117));
    vlSelf->__PVT___GEN_119 = ((0x77U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_119)
                                : (IData)(vlSelf->__PVT___GEN_118));
    vlSelf->__PVT___GEN_120 = ((0x78U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_120)
                                : (IData)(vlSelf->__PVT___GEN_119));
    vlSelf->__PVT___GEN_121 = ((0x79U == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_121)
                                : (IData)(vlSelf->__PVT___GEN_120));
    vlSelf->__PVT___GEN_122 = ((0x7aU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_122)
                                : (IData)(vlSelf->__PVT___GEN_121));
    vlSelf->__PVT___GEN_123 = ((0x7bU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_123)
                                : (IData)(vlSelf->__PVT___GEN_122));
    vlSelf->__PVT___GEN_124 = ((0x7cU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_124)
                                : (IData)(vlSelf->__PVT___GEN_123));
    vlSelf->__PVT___GEN_125 = ((0x7dU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_125)
                                : (IData)(vlSelf->__PVT___GEN_124));
    vlSelf->__PVT___GEN_126 = ((0x7eU == (IData)(vlSelf->__PVT__io_ar_addr))
                                ? (IData)(vlSelf->__PVT__bht_126)
                                : (IData)(vlSelf->__PVT___GEN_125));
    vlSelf->__PVT__io_out = ((0x7fU == (IData)(vlSelf->__PVT__io_ar_addr))
                              ? (IData)(vlSelf->__PVT__bht_127)
                              : (IData)(vlSelf->__PVT___GEN_126));
    vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__BHT_3_io_out 
        = vlSelf->__PVT__io_out;
    vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__bht_banks_3_out 
        = vlSymsp->TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__BHT_banks_oneissue.__PVT__BHT_3_io_out;
}
