// Seed: 3377342908
module module_0 (
    input id_0,
    input logic id_1,
    input reg id_2,
    output id_3
);
  type_7(
      1, 1, id_2
  );
  reg id_4;
  initial begin
    id_4 <= 1;
    id_3 <= id_2;
  end
endmodule
