@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Removing sequential instance COREABC_C0_0.COREABC_C0_0.INSTR_SLOT[0] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_MUXC. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\averaging_filter.vhd":72:8:72:9|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 1003 sequential elements including Averaging_Filter_0.samples_mem_3[7]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock which controls 76 sequential elements including Sigma_Delta_LVDS_ADC_0.pwm_quantized_value[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd":47:12:47:13|Found inferred clock timerZ0|timer_clock_out_sig_inferred_clock which controls 31 sequential elements including Nokia5110_Driver_0.LCD_timer.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. 
