<root><simulation><result_generated_time />2023-05-16 18:38:32<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />42/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [84, 1, 1], 'I': [40, 1, 1], 'O': [210, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 2)]], [[('C', 2), ('K', 3)], [('C', 2), ('K', 7)]], [], []]<I />[[[('K', 3)], [('K', 7)]], [[('OY', 5), ('C', 2)], [('OY', 2), ('C', 2)]], [], []]<O />[[[('C', 2)], [('C', 2)]], [[('OY', 5), ('K', 3)], [('OY', 2), ('K', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2)], [('C', 4), ('C', 4), ('K', 26), ('OX', 5), ('C', 4), ('C', 4)], []]<I />[[('OX', 2), ('C', 4), ('C', 4), ('K', 26)], [('OX', 5), ('C', 4), ('C', 4)], []]<O />[[('OX', 2), ('C', 4), ('C', 4)], [('K', 26), ('OX', 5), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [10.0, 2, 5, 1], 'I': [21.0, 26.0, 1.0, 1.0], 'O': [4.0, 16, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4472832, 4472832], 'I': [256, 819200, 819200], 'O': [16, 436800, 436800], 'O_partial': [16, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.02, 0.13, 0.0], 'I': [0.5, 0.02, 0.0], 'O': [0.03, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [0.5, 0.17, 0.0], 'O': [0.03, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 1118208, 4472832], 'I': [256, 204800, 819200], 'O': [16, 436800, 436800], 'O_partial': [16, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [840, 84, 1, 1], 'I': [840, 40, 1, 1], 'O': [840, 210, 1, 1]}<unique_unit_count />{'W': [84, 84, 1, 1], 'I': [40, 40, 1, 1], 'O': [210, 210, 1, 1]}<duplicate_unit_count />{'W': [10.0, 1.0, 1.0, 1.0], 'I': [21.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2795520, 2795520], [2795520, 559104], [559104, 0]]<I />[[2662400, 102400], [102400, 102400], [102400, 0]]<O />[[(13923000, 13977600), (873600, 819000)], [(819000, 873600), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(13923000, 13977600), (873600, 819000)], [(819000, 873600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[349440, 349440], [43680, 8736], [2184, 0]]<I />[[332800, 12800], [1600, 1600], [400, 0]]<O />[[(1740375, 1747200), (109200, 102375)], [(12797, 13650), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([1740375, 1747200], [109200, 102375]), ([12797, 13650], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />12247040</mac_count></basic_info><energy><total_energy />122846301.6<mem_energy_breakdown><W />[244.8, 5410.2, 2908.8]<I />[116.5, 317.1, 532.7]<O />[1295.8, 2705.3, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />612352.0<total />122832486.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.71<utilization_without_data_loading />0.8203<utilization_spatial />0.8203<utilization_temporal_with_data_loading />0.8656<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />76898<latency_cycle_without_data_loading />66560<ideal_computing_cycle />66560<data_loading><load_cycle_total />10338<load_cycle_individual />{'W': [2, 8736, 0], 'I': [20, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-66559], [-66558, -33279], [-66560, -66560]], 'I': [[-66559], [-65412, -64148], [-66560, -66560]], 'O': [[-66560], [-66560, -52000], [-65707, -66347]]}<mem_stall_cycle_shared />{'W': [[-66559], [-66558, 0], [0, 0]], 'I': [[-66559], [-65412, 0], [0, 0]], 'O': [[-66560], [-66560, -52000], [-65707, -66347]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4472832, 4472832], 'I': [256, 819200, 819200], 'O': [16, 436800, 436800], 'O_partial': [16, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [672, 4472832, 4472832], 'I': [10240, 819200, 819200], 'O': [3360, 436800, 436800]}<loop_cycles_each_level />{'W': [2, 66560, 66560], 'I': [832, 66560, 66560], 'O': [32, 66560, 66560]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [26, 1, 1], 'O': [16, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [336.0, 67.2], [67.2, 67.2]], 'I': [[8.0, 0.3], [12.3, 12.3], [12.3, 12.3]], 'O': [[8.0, 0.5], [105.0, 6.6], [6.6, 6.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [672.0, 67.2], [67.2, 67.2]], 'I': [[8.0, 8.0], [320.0, 12.3], [12.3, 12.3]], 'O': [[8.0, 8.0], [1680.0, 105.0], [105.0, 6.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [336.0, 67.2], [67.2, 0]], 'I': [[8.0, 0.3], [12.3, 12.3], [12.3, 0]], 'O': [[8.0, 0.5], [105.0, 6.6], [6.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [459.9, 184.5], [79.5, 6.6]], 'I': [[8.0, 0.3], [459.9, 184.5], [79.5, 6.6]], 'O': [[8.0, 0.5], [459.9, 184.5], [79.5, 6.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 66560], [2, 2, 33280], [66560, 66560, 1]], 'I': [[1, 1, 66560], [832, 832, 80], [66560, 66560, 1]], 'O': [[1, 1, 66560], [32, 32, 2080], [66560, 66560, 1]]}<trans_time_real />{'W': [[0, 1, 66560], [[0, 2, 33280], [1, 2, 33280]], [[8736, 66560, 1], [2184, 66560, 1]]], 'I': [[0, 1, 66560], [[4, 832, 80], [20, 832, 80]], [[1600, 66560, 1], [400, 66560, 1]]], 'O': [[0, 1, 66560], [[0, 32, 2080], [7, 32, 2080]], [[853, 66560, 1], [213, 66560, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-57824, -64376]], 'I': [[-1], [-828, -812], [-64960, -66160]], 'O': [[-1], [-32, -25], [-65707, -66347]]}<single_stall_count />{'W': [66559, 33279, 0], 'I': [66559, 79, 0], 'O': [66560, 2080, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [33279, 0], 'I': [1580, 0], 'O': [14560, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-66560, -66560], [-65707, -66560]], 1: [[-17141, -66560], [-52000, -65707]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>