{
  "Top": "slot_boundary_timing",
  "RtlTop": "slot_boundary_timing",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "timing_mode": {
      "index": "0",
      "type": {
        "dataType": "uint2",
        "dataWidth": "2",
        "interfaceRef": "timing_mode"
      }
    },
    "idle_waiting": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "uint1",
        "dataWidth": "1",
        "interfaceRef": "idle_waiting"
      }
    },
    "medium_state": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "uint1",
        "dataWidth": "1",
        "interfaceRef": "medium_state"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "slot_boundary_timing",
    "Version": "1.0",
    "DisplayName": "Slot_boundary_timing",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/timer.c",
      "..\/mac_layer.c",
      "..\/edca.c",
      "..\/decompose_mac_frame.c",
      "..\/crc_32_validate.c",
      "..\/crc_32.c",
      "..\/compose_mac_frame.c",
      "..\/MA_UNITDATAX_request.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/start_timer.vhd",
      "impl\/vhdl\/slot_boundary_timing.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/start_timer.v",
      "impl\/verilog\/slot_boundary_timing.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.autopilot\/db\/slot_boundary_timing.design.xml",
    "DebugDir": "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug",
    "ProtoInst": [
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/add_to_queue.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/calc_crc.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/compose_mac_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/compose_mac_header.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/decompose_mac_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/dequeue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enque.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enqueue_dequeue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enqueue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enque_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/reset_pointers.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/send_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/slot_boundary_timing.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/start_timer.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/stop_timer.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/validate_crc.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "idle_waiting": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "idle_waiting",
      "bundle_role": "default"
    },
    "medium_state": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "medium_state",
      "bundle_role": "default"
    },
    "timing_mode": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "timing_mode",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "timing_mode": {
      "dir": "in",
      "width": "2"
    },
    "idle_waiting": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "idle_waiting_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "medium_state": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "slot_boundary_timing",
      "Instances": [{
          "ModuleName": "start_timer",
          "InstanceName": "grp_start_timer_fu_67"
        }]
    },
    "Info": {
      "start_timer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "slot_boundary_timing": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "start_timer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.173"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "42",
          "LUT": "158",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "slot_boundary_timing": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.972"
        },
        "Area": {
          "FF": "57",
          "LUT": "274",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "slot_boundary_timing",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-26 21:45:58 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
