============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Jun 19 2021  10:40:08 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin led_reg[15]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     128                  
     Required Time:=     752                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFRHQX8       7 32.3    89   321     321    (-,-) 
  fopt4367/Y      -       A->Y  F     CLKINVX8       5 25.2    71    66     388    (-,-) 
  fopt4531/Y      -       A->Y  R     INVX3          2 10.5    65    58     445    (-,-) 
  g4264__4461/Y   -       A->Y  R     CLKAND2X6      8 36.2   107   130     575    (-,-) 
  g4561/Y         -       B1->Y R     AO22X1         1  4.7   104   177     752    (-,-) 
  led_reg[15]/D   -       -     R     DFFRHQX1       1    -     -     0     752    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     113                  
     Required Time:=     767                  
      Launch Clock:-       0                  
         Data Path:-     767                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q F     DFFRHQX8       7 32.3    88   315     315    (-,-) 
  fopt4385/Y     -       A->Y  R     CLKINVX8       1 10.0    39    46     361    (-,-) 
  g4285__5477/Y  -       B->Y  F     NAND2X8        2  9.0    71    53     414    (-,-) 
  g4277/Y        -       A->Y  R     CLKINVX4       1  8.4    46    47     461    (-,-) 
  g4254__6783/Y  -       B->Y  F     NAND2X6        2 11.9    97    69     531    (-,-) 
  g3/Y           -       C->Y  R     NAND3X4        1  5.1    53    57     587    (-,-) 
  g4519/Y        -       A->Y  R     CLKAND2X3      1  8.4    60   103     690    (-,-) 
  g4195__2398/Y  -       B->Y  F     NOR2X6         1  7.1    42    42     732    (-,-) 
  g4334__6783/Y  -       A->Y  R     NAND2X4        1  4.6    37    34     767    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX8       1    -     -     0     767    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin led_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) led_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-      73                  
     Required Time:=     807                  
      Launch Clock:-       0                  
         Data Path:-     806                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFRHQX8        7 39.2   102   322     322    (-,-) 
  g4274__5107/Y   -       A->Y  R     NOR2X8          3 16.6    94    87     410    (-,-) 
  fopt4381/Y      -       A->Y  F     CLKINVX4        1  7.2    48    57     467    (-,-) 
  g4255__2802/Y   -       B->Y  F     CLKAND2X12     14 70.3   118   133     600    (-,-) 
  g4226__4467/Y   -       A1->Y R     AOI22X4         1  5.6   111   104     704    (-,-) 
  g4379__4554/Y   -       B0->Y F     OAI2BB1X2       1  4.5   108   103     806    (-,-) 
  led_reg[1]/D    -       -     F     DFFRX2          1    -     -     0     806    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: MET (3 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     115                  
     Required Time:=     765                  
      Launch Clock:-       0                  
         Data Path:-     762                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4286__4551/Y   -       A->Y  R     CLKAND2X12      5 21.6    50   119     448    (-,-) 
  g4553/Y         -       B->Y  R     CLKAND2X6       9 23.9    78   103     551    (-,-) 
  g2/Y            -       AN->Y R     NAND2BX4        1  6.8    54   111     662    (-,-) 
  g4336__3680/Y   -       B0->Y F     AOI21X4         1  7.1   101    44     705    (-,-) 
  g4340__1617/Y   -       A->Y  R     NAND2X4         1  4.6    44    56     762    (-,-) 
  state_reg[0]/D  -       -     R     DFFRHQX8        1    -     -     0     762    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (3 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     125                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q  R     DFFRHQX8       7 32.3    89   321     321    (-,-) 
  fopt4385/Y     -       A->Y   F     CLKINVX8       1 10.0    41    50     371    (-,-) 
  g4285__5477/Y  -       B->Y   R     NAND2X8        2  9.0    46    32     404    (-,-) 
  g4516/Y        -       A1N->Y R     OAI2BB1X2      1  7.0    93   168     572    (-,-) 
  g4220__3680/Y  -       C->Y   F     NAND3X4        1  5.6   135   102     674    (-,-) 
  g4366__6161/Y  -       B0->Y  R     OAI2BB1X2      1  4.6    75    78     752    (-,-) 
  state_reg[2]/D -       -      R     DFFRHQX8       1    -     -     0     752    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (7 ps) Setup Check with Pin led_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) led_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-      53                  
     Required Time:=     827                  
      Launch Clock:-       0                  
         Data Path:-     820                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFRHQX8       7 32.3    89   321     321    (-,-) 
  fopt4367/Y      -       A->Y  F     CLKINVX8       5 25.2    71    66     388    (-,-) 
  g4275__2883/Y   -       B->Y  R     NAND2X6        2 10.2    54    48     435    (-,-) 
  g4517/Y         -       B0->Y F     OAI2BB1X2      1  5.5   124    92     527    (-,-) 
  g4218__6417/Y   -       B1->Y R     AOI221X2       1  5.5   205   165     692    (-,-) 
  g4510/Y         -       B->Y  F     NAND2BX2       1  4.7   119   128     820    (-,-) 
  led_reg[0]/D    -       -     F     DFFRHQX1       1    -     -     0     820    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (9 ps) Setup Check with Pin led_reg[10]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     125                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=       9                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4228__4473/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4402__4565/Y   -       B0->Y R     OAI2BB1X2       1  4.6    75    75     746    (-,-) 
  led_reg[10]/D   -       -     R     DFFRHQX8        1    -     -     0     746    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (9 ps) Setup Check with Pin led_reg[14]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     126                  
     Required Time:=     754                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=       9                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4233__4474/Y   -       A1->Y F     AOI22X4         1  7.0   132   112     677    (-,-) 
  g4364__4563/Y   -       B0->Y R     OAI2BB1X4       1  4.5    60    68     745    (-,-) 
  led_reg[14]/D   -       -     R     DFFRX2          1    -     -     0     745    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (13 ps) Setup Check with Pin led_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     125                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     742                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4235__4476/Y   -       A1->Y F     AOI22X4         1  5.6   117   106     671    (-,-) 
  g4398__4556/Y   -       B0->Y R     OAI2BB1X2       1  4.6    75    71     742    (-,-) 
  led_reg[4]/D    -       -     R     DFFRHQX8        1    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (13 ps) Setup Check with Pin led_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     125                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     742                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4221__4468/Y   -       A1->Y F     AOI22X4         1  5.6   117   106     671    (-,-) 
  g4400__4566/Y   -       B0->Y R     OAI2BB1X2       1  4.6    75    71     742    (-,-) 
  led_reg[5]/D    -       -     R     DFFRHQX8        1    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (13 ps) Setup Check with Pin led_reg[9]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     125                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     742                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4231__4478/Y   -       A1->Y F     AOI22X4         1  5.6   117   106     671    (-,-) 
  g4396__4558/Y   -       B0->Y R     OAI2BB1X2       1  4.6    75    71     742    (-,-) 
  led_reg[9]/D    -       -     R     DFFRHQX8        1    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------



Path 12: MET (14 ps) Setup Check with Pin led_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     119                  
     Required Time:=     761                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4222__4470/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4404__4555/Y   -       B0->Y R     OAI2BB1X2       1  4.7    76    76     746    (-,-) 
  led_reg[6]/D    -       -     R     DFFRHQX1        1    -     -     0     747    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (14 ps) Setup Check with Pin led_reg[11]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     119                  
     Required Time:=     761                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4229__4466/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4348__4564/Y   -       B0->Y R     OAI2BB1X2       1  4.7    76    76     746    (-,-) 
  led_reg[11]/D   -       -     R     DFFRHQX1        1    -     -     0     747    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (14 ps) Setup Check with Pin led_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     119                  
     Required Time:=     761                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4223__4475/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4352__4568/Y   -       B0->Y R     OAI2BB1X2       1  4.7    76    76     746    (-,-) 
  led_reg[7]/D    -       -     R     DFFRHQX1        1    -     -     0     747    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (14 ps) Setup Check with Pin led_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     119                  
     Required Time:=     761                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4227__4465/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4360__4557/Y   -       B0->Y R     OAI2BB1X2       1  4.7    76    76     746    (-,-) 
  led_reg[2]/D    -       -     R     DFFRHQX1        1    -     -     0     747    (-,-) 
#-----------------------------------------------------------------------------------------



Path 16: MET (14 ps) Setup Check with Pin led_reg[12]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-     119                  
     Required Time:=     761                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8        7 39.1   100   328     328    (-,-) 
  g4274__5107/Y   -       A->Y  F     NOR2X8          3 16.7    63    69     397    (-,-) 
  fopt4381/Y      -       A->Y  R     CLKINVX4        1  7.2    40    42     439    (-,-) 
  g4255__2802/Y   -       B->Y  R     CLKAND2X12     14 70.3   106   126     565    (-,-) 
  g4230__4472/Y   -       A1->Y F     AOI22X4         1  5.6   128   106     671    (-,-) 
  g4350__4560/Y   -       B0->Y R     OAI2BB1X2       1  4.7    76    76     746    (-,-) 
  led_reg[12]/D   -       -     R     DFFRHQX1        1    -     -     0     747    (-,-) 
#-----------------------------------------------------------------------------------------



Path 17: MET (17 ps) Setup Check with Pin led_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) led_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-      51                  
     Required Time:=     829                  
      Launch Clock:-       0                  
         Data Path:-     812                  
             Slack:=      17                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFRHQX8        7 39.2   102   322     322    (-,-) 
  g4274__5107/Y   -       A->Y  R     NOR2X8          3 16.6    94    87     410    (-,-) 
  fopt4381/Y      -       A->Y  F     CLKINVX4        1  7.2    48    57     467    (-,-) 
  g4255__2802/Y   -       B->Y  F     CLKAND2X12     14 70.3   118   133     600    (-,-) 
  g4225__4477/Y   -       A1->Y R     AOI22X4         1  5.6   125   104     704    (-,-) 
  g4358__4559/Y   -       B0->Y F     OAI2BB1X2       1  4.7   112   109     812    (-,-) 
  led_reg[3]/D    -       -     F     DFFRHQX1        1    -     -     0     812    (-,-) 
#-----------------------------------------------------------------------------------------



Path 18: MET (17 ps) Setup Check with Pin led_reg[13]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) led_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-      51                  
     Required Time:=     829                  
      Launch Clock:-       0                  
         Data Path:-     812                  
             Slack:=      17                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFRHQX8        7 39.2   102   322     322    (-,-) 
  g4274__5107/Y   -       A->Y  R     NOR2X8          3 16.6    94    87     410    (-,-) 
  fopt4381/Y      -       A->Y  F     CLKINVX4        1  7.2    48    57     467    (-,-) 
  g4255__2802/Y   -       B->Y  F     CLKAND2X12     14 70.3   118   133     600    (-,-) 
  g4232__4471/Y   -       A1->Y R     AOI22X4         1  5.6   125   104     704    (-,-) 
  g4356__4569/Y   -       B0->Y F     OAI2BB1X2       1  4.7   112   109     812    (-,-) 
  led_reg[13]/D   -       -     F     DFFRHQX1        1    -     -     0     812    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (17 ps) Setup Check with Pin led_reg[8]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) led_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
             Setup:-      51                  
     Required Time:=     829                  
      Launch Clock:-       0                  
         Data Path:-     812                  
             Slack:=      17                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFRHQX8        7 39.2   102   322     322    (-,-) 
  g4274__5107/Y   -       A->Y  R     NOR2X8          3 16.6    94    87     410    (-,-) 
  fopt4381/Y      -       A->Y  F     CLKINVX4        1  7.2    48    57     467    (-,-) 
  g4255__2802/Y   -       B->Y  F     CLKAND2X12     14 70.3   118   133     600    (-,-) 
  g4224__4469/Y   -       A1->Y R     AOI22X4         1  5.6   125   104     704    (-,-) 
  g4354__4567/Y   -       B0->Y F     OAI2BB1X2       1  4.7   112   109     812    (-,-) 
  led_reg[8]/D    -       -     F     DFFRHQX1        1    -     -     0     812    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (63 ps) Late External Delay Assertion at pin lamps[2]
          Group: clk
     Startpoint: (R) led_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[2]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[2]/Q   -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[2]       -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (63 ps) Late External Delay Assertion at pin lamps[3]
          Group: clk
     Startpoint: (R) led_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[3]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[3]/Q   -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[3]       -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (63 ps) Late External Delay Assertion at pin lamps[7]
          Group: clk
     Startpoint: (R) led_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[7]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[7]/Q   -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[7]       -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (63 ps) Late External Delay Assertion at pin lamps[8]
          Group: clk
     Startpoint: (R) led_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[8]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[8]/Q   -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[8]       -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (63 ps) Late External Delay Assertion at pin lamps[11]
          Group: clk
     Startpoint: (R) led_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[11]/Q  -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[11]      -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (63 ps) Late External Delay Assertion at pin lamps[12]
          Group: clk
     Startpoint: (R) led_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[12]/Q  -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[12]      -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (63 ps) Late External Delay Assertion at pin lamps[13]
          Group: clk
     Startpoint: (R) led_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[13]/Q  -       CK->Q F     DFFRHQX1       4 16.4   283   377     377    (-,-) 
  lamps[13]      -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (78 ps) Late External Delay Assertion at pin lamps[14]
          Group: clk
     Startpoint: (R) led_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=      78                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[14]/Q  -       CK->Q R     DFFRX2         6 21.5   193   362     362    (-,-) 
  lamps[14]      -       -     R     (port)         -    -     -     0     362    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (83 ps) Late External Delay Assertion at pin lamps[1]
          Group: clk
     Startpoint: (R) led_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=      83                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[1]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[1]/Q   -       CK->Q R     DFFRX2         6 20.0   182   357     357    (-,-) 
  lamps[1]       -       -     R     (port)         -    -     -     0     357    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (96 ps) Late External Delay Assertion at pin lamps[0]
          Group: clk
     Startpoint: (R) led_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=      96                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[0]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[0]/Q   -       CK->Q R     DFFRHQX1       3 12.4   202   344     344    (-,-) 
  lamps[0]       -       -     R     (port)         -    -     -     0     344    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (103 ps) Late External Delay Assertion at pin lamps[15]
          Group: clk
     Startpoint: (R) led_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=     103                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[15]/Q  -       CK->Q R     DFFRHQX1       3 11.4   188   337     337    (-,-) 
  lamps[15]      -       -     R     (port)         -    -     -     0     337    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (112 ps) Late External Delay Assertion at pin lamps[9]
          Group: clk
     Startpoint: (R) led_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=     112                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[9]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[9]/Q   -       CK->Q R     DFFRHQX8       8 38.4    99   328     328    (-,-) 
  lamps[9]       -       -     R     (port)         -    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (114 ps) Late External Delay Assertion at pin lamps[6]
          Group: clk
     Startpoint: (R) led_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=     114                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[6]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[6]/Q   -       CK->Q R     DFFRHQX1       3  9.9   167   326     326    (-,-) 
  lamps[6]       -       -     R     (port)         -    -     -     0     326    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (114 ps) Late External Delay Assertion at pin lamps[4]
          Group: clk
     Startpoint: (R) led_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=     114                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[4]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[4]/Q   -       CK->Q R     DFFRHQX8       9 36.4    96   326     326    (-,-) 
  lamps[4]       -       -     R     (port)         -    -     -     0     326    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (119 ps) Late External Delay Assertion at pin lamps[5]
          Group: clk
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=     119                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q R     DFFRHQX8       7 32.3    89   321     321    (-,-) 
  lamps[5]       -       -     R     (port)         -    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (120 ps) Late External Delay Assertion at pin lamps[10]
          Group: clk
     Startpoint: (R) led_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) lamps[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     880            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     880            0     
                                              
      Output Delay:-     440                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     120                  

Exceptions/Constraints:
  output_delay             440             bound_flasher_gate.s_line_6_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[10]/Q  -       CK->Q R     DFFRHQX8       7 31.1    87   320     320    (-,-) 
  lamps[10]      -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

