Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 23:13:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.258        0.000                      0                  130        0.261        0.000                      0                  130       49.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              95.258        0.000                      0                  130        0.261        0.000                      0                  130       49.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.258ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.478%)  route 3.423ns (80.522%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          1.227     9.394    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.438   104.843    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y27         FDRE (Setup_fdre_C_R)       -0.429   104.652    gamecounter/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                        104.652    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 95.258    

Slack (MET) :             95.258ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.478%)  route 3.423ns (80.522%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          1.227     9.394    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.438   104.843    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y27         FDRE (Setup_fdre_C_R)       -0.429   104.652    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        104.652    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 95.258    

Slack (MET) :             95.258ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.478%)  route 3.423ns (80.522%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          1.227     9.394    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.438   104.843    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y27         FDRE (Setup_fdre_C_R)       -0.429   104.652    gamecounter/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        104.652    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 95.258    

Slack (MET) :             95.258ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.478%)  route 3.423ns (80.522%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          1.227     9.394    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.438   104.843    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y27         FDRE (Setup_fdre_C_R)       -0.429   104.652    gamecounter/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                        104.652    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 95.258    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.847%)  route 3.144ns (79.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.948     9.115    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.435   104.840    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429   104.649    gamecounter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.649    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.847%)  route 3.144ns (79.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.948     9.115    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.435   104.840    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429   104.649    gamecounter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.649    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.847%)  route 3.144ns (79.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.948     9.115    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.435   104.840    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429   104.649    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.649    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.847%)  route 3.144ns (79.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.948     9.115    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.435   104.840    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y25         FDRE (Setup_fdre_C_R)       -0.429   104.649    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.649    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.871ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.593%)  route 2.837ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.641     8.808    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.441   104.846    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
                         clock pessimism              0.297   105.143    
                         clock uncertainty           -0.035   105.108    
    SLICE_X55Y30         FDRE (Setup_fdre_C_R)       -0.429   104.679    gamecounter/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 95.871    

Slack (MET) :             95.871ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.593%)  route 2.837ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.559     5.143    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  gamecounter/D_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.841     6.440    gamecounter/D_ctr_q_reg_n_0_[22]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.666     7.230    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.689     8.044    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.168 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.641     8.808    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.441   104.846    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/C
                         clock pessimism              0.297   105.143    
                         clock uncertainty           -0.035   105.108    
    SLICE_X55Y30         FDRE (Setup_fdre_C_R)       -0.429   104.679    gamecounter/D_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 95.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.531    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.789    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.046    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.636    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.553     1.497    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  gamecounter/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.755    gamecounter/D_ctr_q_reg_n_0_[3]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  gamecounter/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.863    gamecounter/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.821     2.011    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.105     1.602    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.500    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  gamecounter/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.759    gamecounter/D_ctr_q_reg_n_0_[15]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  gamecounter/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    gamecounter/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X55Y28         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.825     2.015    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.105     1.605    gamecounter/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.500    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  gamecounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.760    gamecounter/D_ctr_q_reg_n_0_[11]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  gamecounter/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    gamecounter/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     2.014    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.105     1.605    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.586     1.530    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.791    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.899    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y20         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     2.045    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.635    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.554     1.498    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.759    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  gamecounter/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    gamecounter/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.822     2.012    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.603    gamecounter/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.532    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.793    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.901    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X63Y18         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.857     2.047    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.637    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.790    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.898    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X63Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     2.044    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.634    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.557     1.501    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.762    gamecounter/D_ctr_q_reg_n_0_[19]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  gamecounter/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    gamecounter/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X55Y29         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     2.016    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.105     1.606    gamecounter/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.554     1.498    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  gamecounter/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.115     1.754    gamecounter/D_ctr_q_reg_n_0_[4]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  gamecounter/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    gamecounter/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.822     2.012    gamecounter/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.603    gamecounter/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y19   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y21   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y21   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y22   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y22   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y19   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y19   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y19   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y20   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y19   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y19   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y19   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y19   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y21   D_countdown_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y22   D_countdown_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.749ns  (logic 10.326ns (30.598%)  route 23.422ns (69.402%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.799    30.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124    30.936 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.669    31.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.124    31.729 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.998    32.727    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    32.851 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.545    35.397    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    38.891 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.891    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.657ns  (logic 10.361ns (30.784%)  route 23.296ns (69.216%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.799    30.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124    30.936 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.669    31.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.124    31.729 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.993    32.722    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.846 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.425    35.271    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    38.800 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.800    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.556ns  (logic 10.355ns (30.858%)  route 23.201ns (69.142%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.871    30.884    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124    31.008 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.433    31.441    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124    31.565 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.149    32.714    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.838 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.338    35.176    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.699 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.699    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.503ns  (logic 10.339ns (30.859%)  route 23.164ns (69.141%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.871    30.884    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124    31.008 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.433    31.441    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124    31.565 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.156    32.721    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124    32.845 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.294    35.139    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.646 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.646    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.396ns  (logic 10.354ns (31.004%)  route 23.042ns (68.996%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.799    30.812    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124    30.936 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.669    31.605    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.124    31.729 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.829    32.558    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.682 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.334    35.016    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    38.538 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.538    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.359ns  (logic 10.356ns (31.044%)  route 23.003ns (68.956%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.871    30.884    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124    31.008 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.433    31.441    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124    31.565 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.831    32.396    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124    32.520 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.458    34.978    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    38.502 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.502    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.978ns  (logic 10.349ns (31.381%)  route 22.630ns (68.619%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  D_countdown_q_reg[4]/Q
                         net (fo=19, routed)          1.144     6.804    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.848     7.802    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_26_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.156 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.938     9.093    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_13_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.332     9.425 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.670    10.096    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_22_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.220 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry_i_11/O
                         net (fo=7, routed)           1.003    11.222    aseg_driver/decimal_renderer/D_countdown_q_reg[5]_0
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.152    11.374 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.810    12.184    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.332    12.516 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.516    aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1_i_5_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.940 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_carry__1/O[1]
                         net (fo=3, routed)           0.733    13.673    aseg_driver/decimal_renderer/L_103e2910_remainder0[12]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.303    13.976 f  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=10, routed)          1.195    15.171    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.295 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=4, routed)           0.818    16.112    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.236 r  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=4, routed)           1.019    17.255    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.379 f  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           1.010    18.389    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.124    18.513 r  aseg_driver/decimal_renderer/i__carry_i_11__0/O
                         net (fo=3, routed)           0.817    19.330    aseg_driver/decimal_renderer/i__carry_i_11__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.454 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.023    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.530 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.530    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.769 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.312    22.080    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.302    22.382 r  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=6, routed)           0.836    23.218    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150    23.368 f  aseg_driver/decimal_renderer/i__carry__0_i_13/O
                         net (fo=7, routed)           1.135    24.503    aseg_driver/decimal_renderer/i__carry__0_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.326    24.829 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=8, routed)           1.082    25.911    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124    26.035 r  aseg_driver/decimal_renderer/i__carry_i_8__0/O
                         net (fo=3, routed)           0.658    26.693    aseg_driver/decimal_renderer/i__carry_i_8__0_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.149    26.842 r  aseg_driver/decimal_renderer/i__carry_i_1__0/O
                         net (fo=1, routed)           0.346    27.188    aseg_driver/decimal_renderer/i__carry_i_1__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.781 r  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.781    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.115 f  aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.814    28.930    aseg_driver/decimal_renderer/L_103e2910_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.303    29.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.656    29.889    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.124    30.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.871    30.884    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124    31.008 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.433    31.441    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124    31.565 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.978    32.543    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124    32.667 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.937    34.604    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.121 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.121    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 4.376ns (48.980%)  route 4.558ns (51.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.205    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          1.030     6.692    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.148     6.840 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           3.528    10.368    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.772    14.140 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.140    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.383ns (49.951%)  route 4.392ns (50.049%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.205    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.856     6.518    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.670 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.536    10.205    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.775    13.981 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.981    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.085ns (53.290%)  route 3.581ns (46.710%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.205    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.152     6.814    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.429     9.366    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         3.505    12.872 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.872    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.449ns (62.897%)  route 0.855ns (37.104%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.272     1.942    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.987 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.119     2.106    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     2.151 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.614    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.832 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.401ns (58.428%)  route 0.997ns (41.572%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.245     1.914    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.752     2.712    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     3.927 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.927    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.393ns (56.831%)  route 1.058ns (43.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.384     2.054    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.099 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.674     2.772    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.979 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.979    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.454ns (58.952%)  route 1.012ns (41.048%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.218     2.091    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.136 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.772    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.995 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.995    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.427ns (56.850%)  route 1.083ns (43.150%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.201     2.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.119 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.842    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.038 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.038    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.456ns (57.620%)  route 1.071ns (42.380%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.242     2.116    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.161 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.831    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.056 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.056    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.461ns (57.529%)  route 1.078ns (42.471%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.260     2.133    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.178 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.660     2.838    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.230     4.068 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.068    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.439ns (56.632%)  route 1.102ns (43.368%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.320     2.194    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.239 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.623     2.861    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.069 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.455ns (56.995%)  route 1.098ns (43.005%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.159     1.828    aseg_driver/decimal_renderer/M_ctr_value[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.311     2.184    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.229 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.628     2.857    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.081 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.081    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.523ns (49.513%)  route 1.553ns (50.487%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.241     1.911    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.046     1.957 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.312     3.268    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.336     4.604 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.604    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.628ns (33.136%)  route 3.285ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.571     4.075    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714     4.912    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.628ns (33.136%)  route 3.285ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.571     4.075    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714     4.912    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.628ns (33.136%)  route 3.285ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.571     4.075    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714     4.912    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.628ns (33.136%)  route 3.285ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.571     4.075    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.714     4.912    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.316ns (20.025%)  route 1.264ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.252    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.283     1.580    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.316ns (20.025%)  route 1.264ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.252    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.283     1.580    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.316ns (20.025%)  route 1.264ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.252    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.283     1.580    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.316ns (20.025%)  route 1.264ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.252    reset_cond/butt_reset_IBUF
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.283     1.580    reset_cond/M_reset_cond_in
    SLICE_X58Y24         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





