[{"q":"<p>In digital logic design, you are given the following two-to-four-line decoder with an enable input <strong>E</strong>. If <span class=\"mathjax-latex\">\\(A = 1\\)</span>, <span class=\"mathjax-latex\">\\(B = 0\\)</span>, and <span class=\"mathjax-latex\">\\(E = 0\\)</span>, then what are the values of <span class=\"mathjax-latex\">\\(D0\\)</span>, <span class=\"mathjax-latex\">\\(D1\\)</span>, <span class=\"mathjax-latex\">\\(D2\\)</span>, and <span class=\"mathjax-latex\">\\(D3\\)</span>?</p>\n\n<p><strong>Two-to-four-line decoder</strong></p>\n\n<p><strong><img alt=\"\" height=\"260\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/43af7239-986b-43ff-9975-708e15bb328e.png\" width=\"482\"></strong></p>","a":[{"id":1194001,"option":"1111","correct":false},{"id":1194002,"option":"1101","correct":true},{"id":1194003,"option":"0111","correct":false},{"id":1194004,"option":"0111","correct":false}]},{"q":"<p>In digital logic design, which of the following statements about a <strong>decoder-demultiplexer</strong> is correct:</p>\n\n<ol>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a demultiplexer with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with a carry input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from different circuits, and therefore, a decoder cannot represent a decoder-demultiplexer.</li>\n</ol>","a":[{"id":1194005,"option":"1","correct":false},{"id":1194006,"option":"2","correct":true},{"id":1194007,"option":"3","correct":false},{"id":1194008,"option":"4","correct":false}]},{"q":"<p>In digital logic, you are given an <strong>SR</strong> latch with the following specifications. If <span class=\"mathjax-latex\">\\(S = 1\\)</span>, <span class=\"mathjax-latex\">\\(R = 1\\)</span>, and <span class=\"mathjax-latex\">\\(En = 1\\)</span>, then what is the next state of <strong>Q</strong>?</p>\n\n<p><strong>Specifications </strong></p>\n\n<ol>\n\t<li>En: Enable signal</li>\n\t<li>Q: Output</li>\n\t<li>Q': Complementary of the output</li>\n\t<li>S, R: Inputs</li>\n</ol>\n\n<p> </p>\n\n<ol>\n</ol>","a":[{"id":1171026,"option":"No change","correct":false},{"id":1171027,"option":"Reset state","correct":false},{"id":1171028,"option":"Set state","correct":false},{"id":1171029,"option":"Indeterminate","correct":true}]},{"q":"<p>In digital logic, you are given the following expression. If <span class=\"mathjax-latex\">\\(x = 1\\)</span>, <span class=\"mathjax-latex\">\\(y = 0\\)</span>, and <span class=\"mathjax-latex\">\\(z = 1\\)</span>, what is the value of <strong>B</strong>?</p>\n\n<p><strong>Expression</strong></p>\n\n<p><span class=\"mathjax-latex\">\\(B = x'z+x'y+yz\\)</span></p>","a":[{"id":1171010,"option":"1","correct":false},{"id":1171011,"option":"2","correct":false},{"id":1171012,"option":"0","correct":true},{"id":1171013,"option":"None of these","correct":false}]},{"q":"<p>In any combinational circuit, the signal must propagate through various gates before the correct output is available in the output terminal. Which of the following statements about this scenario is correct:</p>\n\n<ol>\n\t<li>The total propagation time is equal to the sum of the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the sum of the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n</ol>\n\n<p> </p>","a":[{"id":1193997,"option":"1","correct":false},{"id":1193998,"option":"2","correct":false},{"id":1193999,"option":"3","correct":true},{"id":1194000,"option":"4","correct":false}]},{"q":"<p>In digital logic design, you are given the following truth table where<strong> x</strong> and <strong>y</strong> denote the inputs. Which of these combinational circuits is described in this scenario?</p>\n\n<p><strong>Truth table</strong></p>\n\n<table border=\"1\" style=\"height: 50px; width: 100px;\">\n\t<tbody>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\"><strong>x</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>y</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>A</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>B</strong></td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t</tbody>\n</table>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1170966,"option":"Binary multiplier","correct":false},{"id":1170967,"option":"Half subtractor","correct":false},{"id":1170968,"option":"Half adder","correct":true},{"id":1170969,"option":"None of these","correct":false}]}]