#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 20 22:33:49 2017
# Process ID: 4960
# Current directory: C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/Main.vds
# Journal file: C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 386.156 ; gain = 75.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:78]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:87' bound to instance 'proccesor' of component 'kcpsm6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:192]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd:111]
INFO: [Synth 8-3491] module 'rom_program' declared at 'C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/new/Rom_Program.vhd:6' bound to instance 'program_rom' of component 'rom_program' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:216]
INFO: [Synth 8-638] synthesizing module 'rom_program' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/new/Rom_Program.vhd:15]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/new/Rom_Program.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rom_program' (2#1) [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/new/Rom_Program.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/.Xil/Vivado-4960-Berna/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'program_rom1' of component 'blk_mem_gen_0' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:224]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/.Xil/Vivado-4960-Berna/realtime/blk_mem_gen_0_stub.vhdl:24]
WARNING: [Synth 8-614] signal 'Reg_address' is read in the process but is not in the sensitivity list [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:269]
INFO: [Synth 8-226] default block is never used [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'Main' (3#1) [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 426.234 ; gain = 115.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 426.234 ; gain = 115.938
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/.Xil/Vivado-4960-Berna/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'program_rom1'
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/.Xil/Vivado-4960-Berna/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'program_rom1'
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/constrs_1/imports/Desktop/zybo.xdc]
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/constrs_1/imports/Desktop/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/constrs_1/imports/Desktop/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 737.457 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'program_rom1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for program_rom1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "kcpsm6_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:250]
WARNING: [Synth 8-327] inferring latch for variable 'address0_reg' [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:253]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  34 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rom_program 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  34 Input     18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd:250]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\proccesor/sync_sleep_flop )
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[1]' (FDE) to 'program_rom/Instruction_reg[3]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[2]' (FDE) to 'program_rom/Instruction_reg[13]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[3]' (FDE) to 'program_rom/Instruction_reg[4]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[4]' (FDE) to 'program_rom/Instruction_reg[5]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[5]' (FDE) to 'program_rom/Instruction_reg[6]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[6]' (FDE) to 'program_rom/Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[7]' (FDE) to 'program_rom/Instruction_reg[9]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[9]' (FDE) to 'program_rom/Instruction_reg[10]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[10]' (FDE) to 'program_rom/Instruction_reg[11]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[11]' (FDE) to 'program_rom/Instruction_reg[16]'
INFO: [Synth 8-3886] merging instance 'program_rom/Instruction_reg[12]' (FDE) to 'program_rom/Instruction_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program_rom/Instruction_reg[16] )
INFO: [Synth 8-3886] merging instance 'bram_wenable_reg[0]' (FDSE) to 'bram_wenable_reg[1]'
INFO: [Synth 8-3886] merging instance 'bram_wenable_reg[1]' (FDSE) to 'bram_wenable_reg[2]'
INFO: [Synth 8-3886] merging instance 'bram_wenable_reg[2]' (FDSE) to 'bram_wenable_reg[3]'
WARNING: [Synth 8-3332] Sequential element (proccesor/sync_sleep_flop) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (proccesor/k_write_strobe_flop) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (proccesor/read_strobe_flop) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (program_rom/Instruction_reg[16]) is unused and will be removed from module Main.
INFO: [Synth 8-3886] merging instance 'bram_enable1_reg' (FDSE) to 'bram_wenable_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin proccesor/data_path_loop[4].alu_mux_lut:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin proccesor/data_path_loop[5].alu_mux_lut:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin proccesor/data_path_loop[6].alu_mux_lut:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin proccesor/data_path_loop[7].alu_mux_lut:I2 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    15|
|4     |LUT1               |    45|
|5     |LUT2               |    21|
|6     |LUT3               |     3|
|7     |LUT4               |     1|
|8     |LUT5               |     3|
|9     |LUT6               |    34|
|10    |LUT6_2             |    48|
|11    |MUXCY              |    29|
|12    |RAM32M             |     4|
|13    |RAM64M             |     2|
|14    |XORCY              |    27|
|15    |FD                 |    47|
|16    |FDR                |    16|
|17    |FDRE               |    74|
|18    |FDS                |     2|
|19    |LD                 |    12|
|20    |IBUF               |     5|
|21    |OBUF               |     4|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |   457|
|2     |  proccesor   |kcpsm6      |   219|
|3     |  program_rom |rom_program |    16|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 737.457 ; gain = 115.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 737.457 ; gain = 427.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 141 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 16 instances
  FDS => FDSE: 2 instances
  LD => LDCE: 12 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

144 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 737.457 ; gain = 432.773
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.runs/synth_1/Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 737.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 22:34:41 2017...
