Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 26 14:14:28 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab06_timing_summary_routed.rpt -pb lab06_timing_summary_routed.pb -rpx lab06_timing_summary_routed.rpx -warn_on_violation
| Design       : lab06
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ssd_ctrl_0/clk_100hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.088        0.000                      0                  187        0.184        0.000                      0                  187        4.020        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.088        0.000                      0                  187        0.184        0.000                      0                  187        4.020        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.955ns (38.335%)  route 3.145ns (61.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.024    10.695    spi_master_0/assert_data
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[6]/C
                         clock pessimism              0.436    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.755    14.783    spi_master_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.955ns (38.335%)  route 3.145ns (61.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.024    10.695    spi_master_0/assert_data
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[7]/C
                         clock pessimism              0.436    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.755    14.783    spi_master_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.955ns (38.335%)  route 3.145ns (61.665%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.024    10.695    spi_master_0/assert_data
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[8]/C
                         clock pessimism              0.436    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.755    14.783    spi_master_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.955ns (39.650%)  route 2.976ns (60.350%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.854    10.526    spi_master_0/assert_data
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.653    15.136    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[10]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.755    14.779    spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.955ns (39.650%)  route 2.976ns (60.350%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.854    10.526    spi_master_0/assert_data
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.653    15.136    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[11]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.755    14.779    spi_master_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.955ns (39.650%)  route 2.976ns (60.350%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.854    10.526    spi_master_0/assert_data
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.653    15.136    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[12]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.755    14.779    spi_master_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.955ns (39.650%)  route 2.976ns (60.350%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.854    10.526    spi_master_0/assert_data
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.653    15.136    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/count_reg[9]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.755    14.779    spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.955ns (39.905%)  route 2.944ns (60.095%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.823    10.495    spi_master_0/assert_data
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.649    15.132    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[29]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.755    14.775    spi_master_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.955ns (39.905%)  route 2.944ns (60.095%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.823    10.495    spi_master_0/assert_data
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.649    15.132    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.755    14.775    spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.955ns (39.905%)  route 2.944ns (60.095%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.419     6.014 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.968     6.983    spi_master_0/count_reg_n_0_[5]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.299     7.282 r  spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.282    spi_master_0/busy1_carry_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.832 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    spi_master_0/busy1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    spi_master_0/busy1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.174 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=16, routed)          1.153     9.327    spi_master_0/busy1
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.345     9.672 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.823    10.495    spi_master_0/assert_data
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.649    15.132    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  spi_master_0/count_reg[31]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.755    14.775    spi_master_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.113     1.843    spi_master_0/rx_buffer[9]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.078     1.659    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.153     1.883    spi_master_0/rx_buffer_reg_n_0_[0]
    SLICE_X6Y14          SRL16E                                       r  spi_master_0/rx_buffer_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y14          SRL16E                                       r  spi_master_0/rx_buffer_reg[3]_srl3/CLK
                         clock pessimism             -0.500     1.581    
    SLICE_X6Y14          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.698    spi_master_0/rx_buffer_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.542%)  route 0.108ns (43.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.108     1.815    spi_master_0/rx_buffer[5]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.047     1.628    spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/rx_buffer_reg[8]/Q
                         net (fo=2, routed)           0.163     1.893    spi_master_0/rx_buffer[8]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.076     1.657    spi_master_0/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.047%)  route 0.157ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.157     1.887    spi_master_0/rx_buffer[9]
    SLICE_X7Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.070     1.649    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.012%)  route 0.159ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.159     1.866    spi_master_0/rx_buffer[10]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.046     1.627    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.165     1.895    spi_master_0/rx_buffer[6]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.075     1.656    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_buffer_reg[11]/Q
                         net (fo=1, routed)           0.173     1.880    spi_master_0/rx_buffer[11]
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[11]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.047     1.628    spi_master_0/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 spi_master_0/clk_toggles_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/clk_toggles_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.621     1.568    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  spi_master_0/clk_toggles_reg[2]/Q
                         net (fo=6, routed)           0.175     1.907    spi_master_0/clk_toggles[2]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.048     1.955 r  spi_master_0/clk_toggles[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    spi_master_0/clk_toggles[3]_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.890     2.084    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[3]/C
                         clock pessimism             -0.516     1.568    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.131     1.699    spi_master_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    ssd_ctrl_0/clk_100hz/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  ssd_ctrl_0/clk_100hz/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.824    ssd_ctrl_0/clk_100hz/count_reg_n_0_[8]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.932 r  ssd_ctrl_0/clk_100hz/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.932    ssd_ctrl_0/clk_100hz/p_1_in[8]
    SLICE_X3Y14          FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.888     2.082    ssd_ctrl_0/clk_100hz/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/C
                         clock pessimism             -0.516     1.566    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.671    ssd_ctrl_0/clk_100hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    spi_master_0/clk_ratio_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    spi_master_0/clk_ratio_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y11    spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y11    spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y11    spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y11    spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y11    spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    spi_master_0/count_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y14    spi_master_0/rx_buffer_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y14    spi_master_0/rx_buffer_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[31]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[31]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y11    spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y11    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y14    spi_master_0/rx_buffer_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y14    spi_master_0/rx_buffer_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[31]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y13    spi_master_0/clk_ratio_reg[31]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y11    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y11    spi_master_0/clk_toggles_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.492ns (50.657%)  route 4.376ns (49.343%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.014     1.532    spi_master_0/sel_OBUF
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.656 f  spi_master_0/ssd_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.831     2.487    spi_master_0/ssd_ctrl_0/digit__3[0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.611 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.531     5.142    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726     8.868 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.868    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.368ns (50.240%)  route 4.326ns (49.760%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.014     1.532    spi_master_0/sel_OBUF
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.656 r  spi_master_0/ssd_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           1.027     2.683    spi_master_0/ssd_ctrl_0/digit__3[0]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.807 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.286     5.092    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602     8.694 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.694    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.622ns (53.823%)  route 3.965ns (46.177%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.648     1.166    spi_master_0/sel_OBUF
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.116     1.282 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.865     2.147    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.328     2.475 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453     4.927    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660     8.587 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.587    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.570ns (53.535%)  route 3.966ns (46.465%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.014     1.532    spi_master_0/sel_OBUF
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  spi_master_0/ssd_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.319     2.001    spi_master_0/ssd_ctrl_0/digit__3[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.348     2.349 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.633     4.982    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554     8.536 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.536    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.577ns (54.530%)  route 3.817ns (45.470%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.648     1.166    spi_master_0/sel_OBUF
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.116     1.282 f  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.864     2.146    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.328     2.474 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.305     4.779    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615     8.394 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.394    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 4.611ns (55.985%)  route 3.625ns (44.015%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.014     1.532    spi_master_0/sel_OBUF
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.150     1.682 f  spi_master_0/ssd_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.325     2.007    spi_master_0/ssd_ctrl_0/digit__3[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.348     2.355 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.286     4.641    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595     8.236 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.236    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.343ns (53.545%)  route 3.768ns (46.455%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.648     1.166    spi_master_0/sel_OBUF
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.290 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     2.153    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.277 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.257     4.534    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577     8.112 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.112    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 4.156ns (62.878%)  route 2.453ns (37.122%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          2.453     2.971    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638     6.609 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     6.609    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_ctrl_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.192ns  (logic 0.642ns (53.866%)  route 0.550ns (46.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.550     1.068    ssd_ctrl_0/sel_OBUF
    SLICE_X2Y18          LUT1 (Prop_lut1_I0_O)        0.124     1.192 r  ssd_ctrl_0/sel_i_1/O
                         net (fo=1, routed)           0.000     1.192    ssd_ctrl_0/sel_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  ssd_ctrl_0/sel_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_ctrl_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.192     0.356    ssd_ctrl_0/sel_OBUF
    SLICE_X2Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.401 r  ssd_ctrl_0/sel_i_1/O
                         net (fo=1, routed)           0.000     0.401    ssd_ctrl_0/sel_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  ssd_ctrl_0/sel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.501ns (70.004%)  route 0.643ns (29.996%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.643     0.807    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.337     2.145 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.145    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.511ns (59.856%)  route 1.014ns (40.144%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.407     0.571    spi_master_0/sel_OBUF
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.616 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.607     1.223    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     2.525 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.525    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.487ns (58.000%)  route 1.077ns (42.000%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.487     0.651    spi_master_0/sel_OBUF
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.696 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.286    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.278     2.563 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.563    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.525ns (58.590%)  route 1.077ns (41.410%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.458     0.622    spi_master_0/sel_OBUF
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.667 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.286    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         1.316     2.602 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.602    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.504ns (57.196%)  route 1.125ns (42.804%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.515     0.679    spi_master_0/sel_OBUF
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.334    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         1.295     2.629 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.629    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.508ns (56.648%)  route 1.154ns (43.352%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.259     0.423    spi_master_0/sel_OBUF
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.468 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.177     0.644    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     0.689 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.719     1.408    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.254     2.663 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.663    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.568ns (58.870%)  route 1.096ns (41.130%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.459     0.623    spi_master_0/sel_OBUF
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.668 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.637     1.305    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.359     2.664 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.664    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.679ns (59.453%)  route 1.145ns (40.547%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.259     0.423    spi_master_0/sel_OBUF
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.468 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.181     0.648    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     0.693 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.706     1.399    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         1.425     2.825 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.825    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.732ns (53.376%)  route 4.133ns (46.624%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.816     6.826    spi_master_0/data_in[2]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.325     7.151 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.865     8.016    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.328     8.344 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453    10.797    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660    14.457 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.457    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.626ns (52.954%)  route 4.110ns (47.046%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.816     6.826    spi_master_0/data_in[2]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.325     7.151 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.661     7.812    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.328     8.140 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.633    10.773    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.327 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.327    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.434ns (51.098%)  route 4.243ns (48.902%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=1, routed)           1.097     7.107    spi_master_0/data_in[3]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.296     7.403 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.861     8.264    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.286    10.674    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595    14.268 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.268    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.565ns (52.640%)  route 4.107ns (47.360%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=1, routed)           1.097     7.107    spi_master_0/data_in[3]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.296     7.403 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.480     7.883    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.007 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.531    10.538    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726    14.264 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.264    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.687ns (54.050%)  route 3.985ns (45.950%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 f  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.816     6.826    spi_master_0/data_in[2]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.325     7.151 f  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.864     8.015    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.328     8.343 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.305    10.648    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615    14.264 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.264    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.674ns (54.095%)  route 3.966ns (45.905%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.816     6.826    spi_master_0/data_in[2]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.325     7.151 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.865     8.016    spi_master_0/ssd_ctrl_0/digit__3[2]
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.328     8.344 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.286    10.630    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602    14.232 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.232    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.634ns  (logic 4.416ns (51.153%)  route 4.217ns (48.847%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     6.010 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=1, routed)           1.097     7.107    spi_master_0/data_in[3]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.296     7.403 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     8.267    spi_master_0/ssd_ctrl_0/digit__3[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.391 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.648    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577    14.225 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.225    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 4.052ns (70.520%)  route 1.694ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.829     5.591    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     6.109 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.694     7.803    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.337 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.337    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.006ns (70.082%)  route 1.710ns (29.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.831     5.593    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y12          FDSE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDSE (Prop_fdse_C_Q)         0.456     6.049 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.710     7.760    lopt
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.309 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.309    cs[0]
    AB7                                                               r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.392ns (79.805%)  route 0.352ns (20.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.620     1.567    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y12          FDSE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDSE (Prop_fdse_C_Q)         0.141     1.708 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.352     2.060    lopt
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.311 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.311    cs[0]
    AB7                                                               r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.399ns (79.720%)  route 0.356ns (20.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.356     2.086    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         1.235     3.320 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.320    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.464ns (65.173%)  route 0.782ns (34.827%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.192     1.899    spi_master_0/data_in[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.534    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.278     3.812 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.488ns (63.131%)  route 0.869ns (36.869%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.262     1.969    spi_master_0/data_in[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.045     2.014 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.621    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     3.923 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.923    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.481ns (62.639%)  route 0.883ns (37.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.273     1.979    spi_master_0/data_in[0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.635    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         1.295     3.930 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.930    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.502ns (61.434%)  route 0.943ns (38.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.323     2.030    spi_master_0/data_in[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.045     2.075 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.694    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.010 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.010    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.480ns (60.545%)  route 0.965ns (39.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.128     1.694 r  spi_master_0/rx_data_reg[8]/Q
                         net (fo=3, routed)           0.246     1.940    spi_master_0/data_in[4]
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.098     2.038 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.756    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.254     4.011 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.011    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.545ns (61.661%)  route 0.961ns (38.339%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.324     2.031    spi_master_0/data_in[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.713    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.359     4.072 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.072    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.611ns (60.928%)  route 1.033ns (39.072%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.619     1.566    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.327     2.034    spi_master_0/data_in[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.079 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.706     2.785    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         1.425     4.210 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.210    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 1.460ns (61.772%)  route 0.903ns (38.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.903     2.363    spi_master_0/miso_IBUF
    SLICE_X4Y14          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.650     5.133    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.228ns (39.117%)  route 0.354ns (60.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.582    spi_master_0/miso_IBUF
    SLICE_X4Y14          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.887     2.081    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





