C:/Users/adith/Documents/verilog-files/half_adder.v {0 {vcom -work work -2002 -explicit -stats=none C:/Users/adith/Documents/verilog-files/half_adder.v
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error: C:/Users/adith/Documents/verilog-files/half_adder.v(2): near "timescale": tool directive not supported
** Warning: C:/Users/adith/Documents/verilog-files/half_adder.v(2): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Error: C:/Users/adith/Documents/verilog-files/half_adder.v(2): VHDL Compiler exiting

} {4.0 5.0 6.0 7.0} {}} C:/Users/adith/Documents/verilog-files/half_adder_tb.v {0 {vcom -work work -2002 -explicit -stats=none C:/Users/adith/Documents/verilog-files/half_adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error: C:/Users/adith/Documents/verilog-files/half_adder_tb.v(1): near "module": syntax error

} {4.0 5.0} {}}
