(*****************************************************************************
 * hardware Conformamnce Test Study--- A Formal Model of a Processor and
 *                       a developed test Sequence Scenario for it..
 *                       http://www.brucker.ch/projects/hol-testgen/
 *
 * This file is part of HOL-TestGen.
 *
 * Copyright (c) 2013-2014 Universit√© Paris-Sud, France
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *
 *     * Redistributions in binary form must reproduce the above
 *       copyright notice, this list of conditions and the following
 *       disclaimer in the documentation and/or other materials provided
 *       with the distribution.
 *
 *     * Neither the name of the copyright holders nor the names of its
 *       contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 ******************************************************************************)
(* $Id:$ *)

session "CPU-dirty" in "VAMP-Machine-Model" = HOL +
  description {* CPU Core Model *}
  options [quick_and_dirty,
           document_output=document_generated,
           show_question_marks = false]
  theories
    "Exec"
    "Exec_properties"
    "VAMPasm_codegen_executable"

session "CPU-seq-dirty" in "VAMP-Test" = HOL +
  description {* CPU sequence test (Quick and Dirty) *}
  options [quick_and_dirty,
           document_output=document_generated,
           show_question_marks = false]
  theories
    "Exec_test"
	
session "CPU-unit-dirty" in "VAMP-Test" = HOL +
  description {* CPU unit test (Quick and Dirty) *}
  options [quick_and_dirty,
           document_output=document_generated,
           show_question_marks = false]
  theories
    "Exec_unit_test"

