---
title: "RV32I-APB Day-3"
date: "2025-09-02"
thumbnail: "../../../assets/img/CPU/APB/image.png"
---

## ğŸŸ¦ Verilog vs SystemVerilog ë¹„êµ

| êµ¬ë¶„ | Verilog | SystemVerilog |
|------|----------|----------------|
| OOP(ê°ì²´ì§€í–¥) | X | O |
| ë°ì´í„° íƒ€ì… | **H/W** ì¤‘ì‹¬ | **S/W** ì¤‘ì‹¬ |
| InterFace | X | **SW <=> HW ì—°ê²°** (DUTì™€ ê²€ì¦ìš© SWë¥¼ ì—°ê²°í•´ì£¼ëŠ” ê²ƒë“¤)|
| Randomization  | randome(ì œí•œì )  | ê° ë³€ìˆ˜ì— **random** ìƒì„±ê³¼ **constraint** ê°€ëŠ¥ -> coner case ìƒì„± |

---
Verification(S/W -> SystemVerilog) <-> DUT(Verilog, SystemVerilog, VHDL) 
![alt text](<../../../assets/img/CPU/APB3/ìŠ¤í¬ë¦°ìƒ· 2025-09-02 095856.png>)

### System Verilog Data Type

| êµ¬ë¶„ | ìƒíƒœ | íƒ€ì… | ë¹„íŠ¸ ìˆ˜ | ë¹„ê³  |
|------|------|------|---------|------|
| **Vector íƒ€ì…** | 4-state | `logic`, `reg`, `wire` | ì‚¬ìš©ì ì •ì˜ (Në¹„íŠ¸) | ê°’: 0, 1, x, z |
|                  | 2-state | `bit` | ì‚¬ìš©ì ì •ì˜ (Në¹„íŠ¸) | ê°’: 0, 1 |
| **Integer íƒ€ì…** | 4-state | `integer` | 32ë¹„íŠ¸ | ê°’: 0, 1, x, z |
|                  | 2-state | `byte` | 8ë¹„íŠ¸  | ê°’: 0, 1 |
|                  | 2-state | `shortint` | 16ë¹„íŠ¸ | ê°’: 0, 1 |
|                  | 2-state | `int` | 32ë¹„íŠ¸ | ê°’: 0, 1 |
|                  | 2-state | `longint` | 64ë¹„íŠ¸ | ê°’: 0, 1 |

## ë°°ì—´
**ê³ ì • ê¸¸ì´ ë°°ì—´**(Fixed-size array) Cì–¸ì–´ ë°°ì—´ê³¼ ë¹„ìŠ·í•˜ë‹¤

**Run Time**ì— ë°°ì—´ í¬ê¸° ë³€ê²½í•  ìˆ˜ ì—†ë‹¤

- bit arr[8]
- byte arr2[4]
- int arr3[16]

**ë™ì  ë°°ì—´**(Dynamic Array)
**Run Time**ì— ë°°ì—´ í¬ê¸° ë³€ê²½í•  ìˆ˜ ìˆë‹¤.
- bit arr[]; arr = new[8]; ...
- byte arr2[]; arr2 = new[4];
- int arr3[]; arr3 = new[16];
  
![alt text](<../../../assets/img/CPU/APB3/ìŠ¤í¬ë¦°ìƒ· 2025-09-02 103336.png>)

## Queue
![alt text](<../../../assets/img/CPU/APB3/ìŠ¤í¬ë¦°ìƒ· 2025-09-02 104756.png>)

## Test Bench -> UVM êµ¬ì¡°ì˜ System Verilog ê²€ì¦
**<Simple êµ¬ì¡°>**
 ![alt text](<../../../assets/img/CPU/APB3/ìŠ¤í¬ë¦°ìƒ· 2025-09-02 105753.png>)
Stimulaus -> ì…ë ¥ ë°ì´í„°