// Seed: 1084865993
module module_0;
  wire id_21;
  tri1 id_22 = 1;
endmodule : id_23
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output logic id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    output tri id_14
);
  initial id_6 <= 1'b0;
  module_0();
endmodule
