
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>x86/mm: Change barriers before TLB flushes to smp_mb__after_atomic - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    x86/mm: Change barriers before TLB flushes to smp_mb__after_atomic</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=159401">Nadav Amit</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>May 28, 2016, 3:16 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1464405413-7209-1-git-send-email-namit@vmware.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9159093/mbox/"
   >mbox</a>
|
   <a href="/patch/9159093/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9159093/">/patch/9159093/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	6D37960777 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 19:59:04 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 53E6E281AA
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 19:59:04 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 4880D2835B; Mon,  6 Jun 2016 19:59:04 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-3.5 required=2.0 tests=BAYES_00, DATE_IN_PAST_96_XX,
	RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id A1272281AA
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 19:59:03 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752157AbcFFT66 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 6 Jun 2016 15:58:58 -0400
Received: from smtp-outbound-2.vmware.com ([208.91.2.13]:50274 &quot;EHLO
	smtp-outbound-2.vmware.com&quot; rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1750831AbcFFT65 (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 6 Jun 2016 15:58:57 -0400
Received: from sc9-mailhost2.vmware.com (sc9-mailhost2.vmware.com
	[10.113.161.72])
	by smtp-outbound-2.vmware.com (Postfix) with ESMTP id 826BE9806F;
	Mon,  6 Jun 2016 12:58:55 -0700 (PDT)
Received: from ubuntu.localdomain (htb-2n-eng-dhcp436.eng.vmware.com
	[10.33.83.180])
	by sc9-mailhost2.vmware.com (Postfix) with ESMTP id 4DFC3B0413;
	Mon,  6 Jun 2016 12:58:56 -0700 (PDT)
From: Nadav Amit &lt;namit@vmware.com&gt;
To: x86@kernel.org, linux-kernel@vger.kernel.org
Cc: nadav.amit@gmail.com, Nadav Amit &lt;namit@vmware.com&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;, Ingo Molnar &lt;mingo@redhat.com&gt;,
	&quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;,
	Dave Hansen &lt;dave.hansen@linux.intel.com&gt;,
	Rik van Riel &lt;riel@redhat.com&gt;, Mel Gorman &lt;mgorman@suse.de&gt;,
	Andy Lutomirski &lt;luto@kernel.org&gt;,
	&quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;,
	Michal Hocko &lt;mhocko@suse.com&gt;,
	Vladimir Davydov &lt;vdavydov@virtuozzo.com&gt;,
	Jerome Marchand &lt;jmarchan@redhat.com&gt;,
	Johannes Weiner &lt;hannes@cmpxchg.org&gt;, Hugh Dickins &lt;hughd@google.com&gt;,
	Minchan Kim &lt;minchan@kernel.org&gt;,
	linux-mm@kvack.org (open list:MEMORY MANAGEMENT)
Subject: [PATCH] x86/mm: Change barriers before TLB flushes to
	smp_mb__after_atomic
Date: Fri, 27 May 2016 20:16:51 -0700
Message-Id: &lt;1464405413-7209-1-git-send-email-namit@vmware.com&gt;
X-Mailer: git-send-email 2.7.4
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=159401">Nadav Amit</a> - May 28, 2016, 3:16 a.m.</div>
<pre class="content">
When (current-&gt;active_mm != mm), flush_tlb_page() does not perform a
memory barrier. In practice, this memory barrier is not needed since in
the existing call-sites the PTE is modified using atomic-operations.
This patch therefore modifies the existing smp_mb in flush_tlb_page to
smp_mb__after_atomic and adds the missing one, while documenting the new
assumption of flush_tlb_page.

In addition smp_mb__after_atomic is also added to
set_tlb_ubc_flush_pending, since it makes a similar implicit assumption
and omits the memory barrier.
<span class="signed-off-by">
Signed-off-by: Nadav Amit &lt;namit@vmware.com&gt;</span>
---
 arch/x86/mm/tlb.c | 9 ++++++++-
 mm/rmap.c         | 3 +++
 2 files changed, 11 insertions(+), 1 deletion(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=41531">Andy Lutomirski</a> - June 9, 2016, 5:19 p.m.</div>
<pre class="content">
On Fri, May 27, 2016 at 8:16 PM, Nadav Amit &lt;namit@vmware.com&gt; wrote:
<span class="quote">&gt; When (current-&gt;active_mm != mm), flush_tlb_page() does not perform a</span>
<span class="quote">&gt; memory barrier. In practice, this memory barrier is not needed since in</span>
<span class="quote">&gt; the existing call-sites the PTE is modified using atomic-operations.</span>
<span class="quote">&gt; This patch therefore modifies the existing smp_mb in flush_tlb_page to</span>
<span class="quote">&gt; smp_mb__after_atomic and adds the missing one, while documenting the new</span>
<span class="quote">&gt; assumption of flush_tlb_page.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; In addition smp_mb__after_atomic is also added to</span>
<span class="quote">&gt; set_tlb_ubc_flush_pending, since it makes a similar implicit assumption</span>
<span class="quote">&gt; and omits the memory barrier.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Signed-off-by: Nadav Amit &lt;namit@vmware.com&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;  arch/x86/mm/tlb.c | 9 ++++++++-</span>
<span class="quote">&gt;  mm/rmap.c         | 3 +++</span>
<span class="quote">&gt;  2 files changed, 11 insertions(+), 1 deletion(-)</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="quote">&gt; index fe9b9f7..2534333 100644</span>
<span class="quote">&gt; --- a/arch/x86/mm/tlb.c</span>
<span class="quote">&gt; +++ b/arch/x86/mm/tlb.c</span>
<span class="quote">&gt; @@ -242,6 +242,10 @@ out:</span>
<span class="quote">&gt;         preempt_enable();</span>
<span class="quote">&gt;  }</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; +/*</span>
<span class="quote">&gt; + * Calls to flush_tlb_page must be preceded by atomic PTE change or</span>
<span class="quote">&gt; + * explicit memory-barrier.</span>
<span class="quote">&gt; + */</span>
<span class="quote">&gt;  void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt;         struct mm_struct *mm = vma-&gt;vm_mm;</span>
<span class="quote">&gt; @@ -259,8 +263,11 @@ void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)</span>
<span class="quote">&gt;                         leave_mm(smp_processor_id());</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;                         /* Synchronize with switch_mm. */</span>
<span class="quote">&gt; -                       smp_mb();</span>
<span class="quote">&gt; +                       smp_mb__after_atomic();</span>
<span class="quote">&gt;                 }</span>
<span class="quote">&gt; +       } else {</span>
<span class="quote">&gt; +               /* Synchronize with switch_mm. */</span>
<span class="quote">&gt; +               smp_mb__after_atomic();</span>
<span class="quote">&gt;         }</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;         if (cpumask_any_but(mm_cpumask(mm), smp_processor_id()) &lt; nr_cpu_ids)</span>
<span class="quote">&gt; diff --git a/mm/rmap.c b/mm/rmap.c</span>
<span class="quote">&gt; index 307b555..60ab0fe 100644</span>
<span class="quote">&gt; --- a/mm/rmap.c</span>
<span class="quote">&gt; +++ b/mm/rmap.c</span>
<span class="quote">&gt; @@ -613,6 +613,9 @@ static void set_tlb_ubc_flush_pending(struct mm_struct *mm,</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt;         struct tlbflush_unmap_batch *tlb_ubc = &amp;current-&gt;tlb_ubc;</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; +       /* Synchronize with switch_mm. */</span>
<span class="quote">&gt; +       smp_mb__after_atomic();</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt;         cpumask_or(&amp;tlb_ubc-&gt;cpumask, &amp;tlb_ubc-&gt;cpumask, mm_cpumask(mm));</span>
<span class="quote">&gt;         tlb_ubc-&gt;flush_required = true;</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; --</span>
<span class="quote">&gt; 2.7.4</span>
<span class="quote">&gt;</span>

This looks fine for x86, but I have no idea whether other
architectures are okay with it.  akpm?  mm folks?
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=55071">Nadav Amit</a> - July 15, 2016, 6:43 p.m.</div>
<pre class="content">
Andy Lutomirski &lt;luto@amacapital.net&gt; wrote:
<span class="quote">
&gt; On Fri, May 27, 2016 at 8:16 PM, Nadav Amit &lt;namit@vmware.com&gt; wrote:</span>
<span class="quote">&gt;&gt; When (current-&gt;active_mm != mm), flush_tlb_page() does not perform a</span>
<span class="quote">&gt;&gt; memory barrier. In practice, this memory barrier is not needed since in</span>
<span class="quote">&gt;&gt; the existing call-sites the PTE is modified using atomic-operations.</span>
<span class="quote">&gt;&gt; This patch therefore modifies the existing smp_mb in flush_tlb_page to</span>
<span class="quote">&gt;&gt; smp_mb__after_atomic and adds the missing one, while documenting the new</span>
<span class="quote">&gt;&gt; assumption of flush_tlb_page.</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; In addition smp_mb__after_atomic is also added to</span>
<span class="quote">&gt;&gt; set_tlb_ubc_flush_pending, since it makes a similar implicit assumption</span>
<span class="quote">&gt;&gt; and omits the memory barrier.</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; Signed-off-by: Nadav Amit &lt;namit@vmware.com&gt;</span>
<span class="quote">&gt;&gt; ---</span>
<span class="quote">&gt;&gt; arch/x86/mm/tlb.c | 9 ++++++++-</span>
<span class="quote">&gt;&gt; mm/rmap.c         | 3 +++</span>
<span class="quote">&gt;&gt; 2 files changed, 11 insertions(+), 1 deletion(-)</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="quote">&gt;&gt; index fe9b9f7..2534333 100644</span>
<span class="quote">&gt;&gt; --- a/arch/x86/mm/tlb.c</span>
<span class="quote">&gt;&gt; +++ b/arch/x86/mm/tlb.c</span>
<span class="quote">&gt;&gt; @@ -242,6 +242,10 @@ out:</span>
<span class="quote">&gt;&gt;        preempt_enable();</span>
<span class="quote">&gt;&gt; }</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; +/*</span>
<span class="quote">&gt;&gt; + * Calls to flush_tlb_page must be preceded by atomic PTE change or</span>
<span class="quote">&gt;&gt; + * explicit memory-barrier.</span>
<span class="quote">&gt;&gt; + */</span>
<span class="quote">&gt;&gt; void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)</span>
<span class="quote">&gt;&gt; {</span>
<span class="quote">&gt;&gt;        struct mm_struct *mm = vma-&gt;vm_mm;</span>
<span class="quote">&gt;&gt; @@ -259,8 +263,11 @@ void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)</span>
<span class="quote">&gt;&gt;                        leave_mm(smp_processor_id());</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt;                        /* Synchronize with switch_mm. */</span>
<span class="quote">&gt;&gt; -                       smp_mb();</span>
<span class="quote">&gt;&gt; +                       smp_mb__after_atomic();</span>
<span class="quote">&gt;&gt;                }</span>
<span class="quote">&gt;&gt; +       } else {</span>
<span class="quote">&gt;&gt; +               /* Synchronize with switch_mm. */</span>
<span class="quote">&gt;&gt; +               smp_mb__after_atomic();</span>
<span class="quote">&gt;&gt;        }</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt;        if (cpumask_any_but(mm_cpumask(mm), smp_processor_id()) &lt; nr_cpu_ids)</span>
<span class="quote">&gt;&gt; diff --git a/mm/rmap.c b/mm/rmap.c</span>
<span class="quote">&gt;&gt; index 307b555..60ab0fe 100644</span>
<span class="quote">&gt;&gt; --- a/mm/rmap.c</span>
<span class="quote">&gt;&gt; +++ b/mm/rmap.c</span>
<span class="quote">&gt;&gt; @@ -613,6 +613,9 @@ static void set_tlb_ubc_flush_pending(struct mm_struct *mm,</span>
<span class="quote">&gt;&gt; {</span>
<span class="quote">&gt;&gt;        struct tlbflush_unmap_batch *tlb_ubc = &amp;current-&gt;tlb_ubc;</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; +       /* Synchronize with switch_mm. */</span>
<span class="quote">&gt;&gt; +       smp_mb__after_atomic();</span>
<span class="quote">&gt;&gt; +</span>
<span class="quote">&gt;&gt;        cpumask_or(&amp;tlb_ubc-&gt;cpumask, &amp;tlb_ubc-&gt;cpumask, mm_cpumask(mm));</span>
<span class="quote">&gt;&gt;        tlb_ubc-&gt;flush_required = true;</span>
<span class="quote">&gt;&gt; </span>
<span class="quote">&gt;&gt; --</span>
<span class="quote">&gt;&gt; 2.7.4</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; This looks fine for x86, but I have no idea whether other</span>
<span class="quote">&gt; architectures are okay with it.  akpm?  mm folks?</span>

Ping?

Note that this patch adds two missing barriers.

Thanks,
Nadav
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="p_header">index fe9b9f7..2534333 100644</span>
<span class="p_header">--- a/arch/x86/mm/tlb.c</span>
<span class="p_header">+++ b/arch/x86/mm/tlb.c</span>
<span class="p_chunk">@@ -242,6 +242,10 @@</span> <span class="p_context"> out:</span>
 	preempt_enable();
 }
 
<span class="p_add">+/*</span>
<span class="p_add">+ * Calls to flush_tlb_page must be preceded by atomic PTE change or</span>
<span class="p_add">+ * explicit memory-barrier.</span>
<span class="p_add">+ */</span>
 void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)
 {
 	struct mm_struct *mm = vma-&gt;vm_mm;
<span class="p_chunk">@@ -259,8 +263,11 @@</span> <span class="p_context"> void flush_tlb_page(struct vm_area_struct *vma, unsigned long start)</span>
 			leave_mm(smp_processor_id());
 
 			/* Synchronize with switch_mm. */
<span class="p_del">-			smp_mb();</span>
<span class="p_add">+			smp_mb__after_atomic();</span>
 		}
<span class="p_add">+	} else {</span>
<span class="p_add">+		/* Synchronize with switch_mm. */</span>
<span class="p_add">+		smp_mb__after_atomic();</span>
 	}
 
 	if (cpumask_any_but(mm_cpumask(mm), smp_processor_id()) &lt; nr_cpu_ids)
<span class="p_header">diff --git a/mm/rmap.c b/mm/rmap.c</span>
<span class="p_header">index 307b555..60ab0fe 100644</span>
<span class="p_header">--- a/mm/rmap.c</span>
<span class="p_header">+++ b/mm/rmap.c</span>
<span class="p_chunk">@@ -613,6 +613,9 @@</span> <span class="p_context"> static void set_tlb_ubc_flush_pending(struct mm_struct *mm,</span>
 {
 	struct tlbflush_unmap_batch *tlb_ubc = &amp;current-&gt;tlb_ubc;
 
<span class="p_add">+	/* Synchronize with switch_mm. */</span>
<span class="p_add">+	smp_mb__after_atomic();</span>
<span class="p_add">+</span>
 	cpumask_or(&amp;tlb_ubc-&gt;cpumask, &amp;tlb_ubc-&gt;cpumask, mm_cpumask(mm));
 	tlb_ubc-&gt;flush_required = true;
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



