<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>L21_AES: Trigger Allocator</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">L21_AES
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Trigger Allocator</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___c_t_r_l_a___type.html">TAL_CTRLA_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___r_s_t_c_t_r_l___type.html">TAL_RSTCTRL_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___e_x_t_c_t_r_l___type.html">TAL_EXTCTRL_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___e_v_c_t_r_l___type.html">TAL_EVCTRL_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_e_n_c_l_r___type.html">TAL_INTENCLR_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_e_n_s_e_t___type.html">TAL_INTENSET_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_f_l_a_g___type.html">TAL_INTFLAG_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___g_l_o_b_m_a_s_k___type.html">TAL_GLOBMASK_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___h_a_l_t___type.html">TAL_HALT_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___r_e_s_t_a_r_t___type.html">TAL_RESTART_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___b_r_k_s_t_a_t_u_s___type.html">TAL_BRKSTATUS_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___c_t_i_c_t_r_l_a___type.html">TAL_CTICTRLA_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___c_t_i_m_a_s_k___type.html">TAL_CTIMASK_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_s_t_a_t_u_s___type.html">TAL_INTSTATUS_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___d_m_a_c_p_u_s_e_l0___type.html">TAL_DMACPUSEL0_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___e_v_c_p_u_s_e_l0___type.html">TAL_EVCPUSEL0_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___e_i_c_c_p_u_s_e_l0___type.html">TAL_EICCPUSEL0_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l0___type.html">TAL_INTCPUSEL0_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l1___type.html">TAL_INTCPUSEL1_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___i_r_q_t_r_i_g___type.html">TAL_IRQTRIG_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_a_l___c_p_u_i_r_q_s___type.html">TAL_CPUIRQS_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal_ctis.html">TalCtis</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_tal_ctis.html" title="TalCtis hardware registers. ">TalCtis</a> hardware registers.  <a href="struct_tal_ctis.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html">Tal</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TAL hardware registers.  <a href="struct_tal.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2529122faf99f58cfa1945c7f66810c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2529122faf99f58cfa1945c7f66810c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_U2253</b></td></tr>
<tr class="separator:ga2529122faf99f58cfa1945c7f66810c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482b973a358bc9c665beca02b00e3fda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga482b973a358bc9c665beca02b00e3fda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REV_TAL</b>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ga482b973a358bc9c665beca02b00e3fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0911928d3587b76cc8a7c2def623cf05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0911928d3587b76cc8a7c2def623cf05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0911928d3587b76cc8a7c2def623cf05">TAL_CTRLA_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga0911928d3587b76cc8a7c2def623cf05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTRLA offset) Control A <br /></td></tr>
<tr class="separator:ga0911928d3587b76cc8a7c2def623cf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f29f66311defcf5bb4a695d11d5677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42f29f66311defcf5bb4a695d11d5677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga42f29f66311defcf5bb4a695d11d5677">TAL_CTRLA_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga42f29f66311defcf5bb4a695d11d5677"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTRLA reset_value) Control A <br /></td></tr>
<tr class="separator:ga42f29f66311defcf5bb4a695d11d5677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03e1dc0b7a490b6ecf2bc0ac4dad938"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac03e1dc0b7a490b6ecf2bc0ac4dad938"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac03e1dc0b7a490b6ecf2bc0ac4dad938">TAL_CTRLA_SWRST_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac03e1dc0b7a490b6ecf2bc0ac4dad938"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTRLA) Software Reset <br /></td></tr>
<tr class="separator:gac03e1dc0b7a490b6ecf2bc0ac4dad938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17533c540c36c6522a4282ef1a87c1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf17533c540c36c6522a4282ef1a87c1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTRLA_SWRST</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTRLA_SWRST_Pos)</td></tr>
<tr class="separator:gaf17533c540c36c6522a4282ef1a87c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed31e67a3c6f0dbecc22d0474f2afdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ed31e67a3c6f0dbecc22d0474f2afdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4ed31e67a3c6f0dbecc22d0474f2afdc">TAL_CTRLA_ENABLE_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4ed31e67a3c6f0dbecc22d0474f2afdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTRLA) Enable <br /></td></tr>
<tr class="separator:ga4ed31e67a3c6f0dbecc22d0474f2afdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034b12c6051c5000ce7f1b5ddf7ec32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8034b12c6051c5000ce7f1b5ddf7ec32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTRLA_ENABLE</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTRLA_ENABLE_Pos)</td></tr>
<tr class="separator:ga8034b12c6051c5000ce7f1b5ddf7ec32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a88fde984d517e7ecf70e37939c0149"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a88fde984d517e7ecf70e37939c0149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga3a88fde984d517e7ecf70e37939c0149">TAL_CTRLA_MASK</a>&#160;&#160;&#160;0x03ul</td></tr>
<tr class="memdesc:ga3a88fde984d517e7ecf70e37939c0149"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTRLA) MASK Register <br /></td></tr>
<tr class="separator:ga3a88fde984d517e7ecf70e37939c0149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed821c676de6e9726350826d3ba3a9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaed821c676de6e9726350826d3ba3a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaaed821c676de6e9726350826d3ba3a9b">TAL_RSTCTRL_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gaaed821c676de6e9726350826d3ba3a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RSTCTRL offset) Reset Control <br /></td></tr>
<tr class="separator:gaaed821c676de6e9726350826d3ba3a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cb2c0d25ca13b2aa84b669ede2c252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07cb2c0d25ca13b2aa84b669ede2c252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga07cb2c0d25ca13b2aa84b669ede2c252">TAL_RSTCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga07cb2c0d25ca13b2aa84b669ede2c252"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RSTCTRL reset_value) Reset Control <br /></td></tr>
<tr class="separator:ga07cb2c0d25ca13b2aa84b669ede2c252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fa5c8d315e15fdd1ed19348ca261c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36fa5c8d315e15fdd1ed19348ca261c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga36fa5c8d315e15fdd1ed19348ca261c5">TAL_RSTCTRL_MASK</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga36fa5c8d315e15fdd1ed19348ca261c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RSTCTRL) MASK Register <br /></td></tr>
<tr class="separator:ga36fa5c8d315e15fdd1ed19348ca261c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9278f9fce5891da5ee4dc038887e1a24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9278f9fce5891da5ee4dc038887e1a24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9278f9fce5891da5ee4dc038887e1a24">TAL_EXTCTRL_OFFSET</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga9278f9fce5891da5ee4dc038887e1a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EXTCTRL offset) External Break Control <br /></td></tr>
<tr class="separator:ga9278f9fce5891da5ee4dc038887e1a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82de9e3cc964c63862701f537d11cd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf82de9e3cc964c63862701f537d11cd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf82de9e3cc964c63862701f537d11cd8">TAL_EXTCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:gaf82de9e3cc964c63862701f537d11cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EXTCTRL reset_value) External Break Control <br /></td></tr>
<tr class="separator:gaf82de9e3cc964c63862701f537d11cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9581a8437ff032a270bdc05e61657f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd9581a8437ff032a270bdc05e61657f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafd9581a8437ff032a270bdc05e61657f">TAL_EXTCTRL_ENABLE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafd9581a8437ff032a270bdc05e61657f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EXTCTRL) Enable BRK Pin <br /></td></tr>
<tr class="separator:gafd9581a8437ff032a270bdc05e61657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfeffb362698ee695d6e4d959195104"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecfeffb362698ee695d6e4d959195104"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EXTCTRL_ENABLE</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EXTCTRL_ENABLE_Pos)</td></tr>
<tr class="separator:gaecfeffb362698ee695d6e4d959195104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e745b05ff4d571959b6203ee4a425a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e745b05ff4d571959b6203ee4a425a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga09e745b05ff4d571959b6203ee4a425a">TAL_EXTCTRL_INV_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga09e745b05ff4d571959b6203ee4a425a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EXTCTRL) Invert BRK Pin <br /></td></tr>
<tr class="separator:ga09e745b05ff4d571959b6203ee4a425a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de28ed6472c8181076367a653276a4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1de28ed6472c8181076367a653276a4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EXTCTRL_INV</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EXTCTRL_INV_Pos)</td></tr>
<tr class="separator:ga1de28ed6472c8181076367a653276a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a733cb31a08ef29f46f0e4d20744472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a733cb31a08ef29f46f0e4d20744472"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2a733cb31a08ef29f46f0e4d20744472">TAL_EXTCTRL_MASK</a>&#160;&#160;&#160;0x03ul</td></tr>
<tr class="memdesc:ga2a733cb31a08ef29f46f0e4d20744472"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EXTCTRL) MASK Register <br /></td></tr>
<tr class="separator:ga2a733cb31a08ef29f46f0e4d20744472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecf7114070a93a38e7a72219c9738c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ecf7114070a93a38e7a72219c9738c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga7ecf7114070a93a38e7a72219c9738c9">TAL_EVCTRL_OFFSET</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ga7ecf7114070a93a38e7a72219c9738c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCTRL offset) Event Control <br /></td></tr>
<tr class="separator:ga7ecf7114070a93a38e7a72219c9738c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5622c3ebd8e449c5852d22802065c955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5622c3ebd8e449c5852d22802065c955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5622c3ebd8e449c5852d22802065c955">TAL_EVCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga5622c3ebd8e449c5852d22802065c955"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCTRL reset_value) Event Control <br /></td></tr>
<tr class="separator:ga5622c3ebd8e449c5852d22802065c955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a03adf261887fb55e5fe35de7057c4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a03adf261887fb55e5fe35de7057c4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2a03adf261887fb55e5fe35de7057c4f">TAL_EVCTRL_BRKEI_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2a03adf261887fb55e5fe35de7057c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCTRL) Break Input Event Enable <br /></td></tr>
<tr class="separator:ga2a03adf261887fb55e5fe35de7057c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edfa5b58a4e5fb87c08f36ff2d892b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9edfa5b58a4e5fb87c08f36ff2d892b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCTRL_BRKEI</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCTRL_BRKEI_Pos)</td></tr>
<tr class="separator:ga9edfa5b58a4e5fb87c08f36ff2d892b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf566a24c3b20e70768aa0522b362adc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf566a24c3b20e70768aa0522b362adc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf566a24c3b20e70768aa0522b362adc2">TAL_EVCTRL_BRKEO_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf566a24c3b20e70768aa0522b362adc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCTRL) Break Output Event Enable <br /></td></tr>
<tr class="separator:gaf566a24c3b20e70768aa0522b362adc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893caebee59e6ce0b44dd574f416903a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga893caebee59e6ce0b44dd574f416903a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCTRL_BRKEO</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCTRL_BRKEO_Pos)</td></tr>
<tr class="separator:ga893caebee59e6ce0b44dd574f416903a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410db4f690c9353483a0910ce228d810"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga410db4f690c9353483a0910ce228d810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga410db4f690c9353483a0910ce228d810">TAL_EVCTRL_MASK</a>&#160;&#160;&#160;0x03ul</td></tr>
<tr class="memdesc:ga410db4f690c9353483a0910ce228d810"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCTRL) MASK Register <br /></td></tr>
<tr class="separator:ga410db4f690c9353483a0910ce228d810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dde4bd79f7f604fc12b1d8a47caf852"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dde4bd79f7f604fc12b1d8a47caf852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5dde4bd79f7f604fc12b1d8a47caf852">TAL_INTENCLR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga5dde4bd79f7f604fc12b1d8a47caf852"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENCLR offset) Interrupt Enable Clear <br /></td></tr>
<tr class="separator:ga5dde4bd79f7f604fc12b1d8a47caf852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6403ffd039c93508cfb60ba10074f5d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6403ffd039c93508cfb60ba10074f5d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga6403ffd039c93508cfb60ba10074f5d1">TAL_INTENCLR_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga6403ffd039c93508cfb60ba10074f5d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENCLR reset_value) Interrupt Enable Clear <br /></td></tr>
<tr class="separator:ga6403ffd039c93508cfb60ba10074f5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d2a0fb5912d1b0bbfcf8657d67a2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga827d2a0fb5912d1b0bbfcf8657d67a2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga827d2a0fb5912d1b0bbfcf8657d67a2c">TAL_INTENCLR_BRK_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga827d2a0fb5912d1b0bbfcf8657d67a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENCLR) Break Interrupt Enable <br /></td></tr>
<tr class="separator:ga827d2a0fb5912d1b0bbfcf8657d67a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c86f4eb02f554e741d3ae01a4c08dcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c86f4eb02f554e741d3ae01a4c08dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTENCLR_BRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTENCLR_BRK_Pos)</td></tr>
<tr class="separator:ga3c86f4eb02f554e741d3ae01a4c08dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a18617cbce4fad5f851bf4e0ea9313"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a18617cbce4fad5f851bf4e0ea9313"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga39a18617cbce4fad5f851bf4e0ea9313">TAL_INTENCLR_MASK</a>&#160;&#160;&#160;0x01ul</td></tr>
<tr class="memdesc:ga39a18617cbce4fad5f851bf4e0ea9313"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENCLR) MASK Register <br /></td></tr>
<tr class="separator:ga39a18617cbce4fad5f851bf4e0ea9313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac207c8cb35569c70f258f74df898840f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac207c8cb35569c70f258f74df898840f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac207c8cb35569c70f258f74df898840f">TAL_INTENSET_OFFSET</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:gac207c8cb35569c70f258f74df898840f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENSET offset) Interrupt Enable Set <br /></td></tr>
<tr class="separator:gac207c8cb35569c70f258f74df898840f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb93aeda29dfc71ce07a2f39e9dde485"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb93aeda29dfc71ce07a2f39e9dde485"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gadb93aeda29dfc71ce07a2f39e9dde485">TAL_INTENSET_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:gadb93aeda29dfc71ce07a2f39e9dde485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENSET reset_value) Interrupt Enable Set <br /></td></tr>
<tr class="separator:gadb93aeda29dfc71ce07a2f39e9dde485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c723443cb818f1f0534148f2ace6c5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c723443cb818f1f0534148f2ace6c5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4c723443cb818f1f0534148f2ace6c5f">TAL_INTENSET_BRK_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4c723443cb818f1f0534148f2ace6c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENSET) Break Interrupt Enable <br /></td></tr>
<tr class="separator:ga4c723443cb818f1f0534148f2ace6c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf246a8cac8eaf3c3d764a8187394002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf246a8cac8eaf3c3d764a8187394002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTENSET_BRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTENSET_BRK_Pos)</td></tr>
<tr class="separator:gabf246a8cac8eaf3c3d764a8187394002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5915ea7a9765c7b5d50ec4d2fa4070ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5915ea7a9765c7b5d50ec4d2fa4070ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5915ea7a9765c7b5d50ec4d2fa4070ec">TAL_INTENSET_MASK</a>&#160;&#160;&#160;0x01ul</td></tr>
<tr class="memdesc:ga5915ea7a9765c7b5d50ec4d2fa4070ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTENSET) MASK Register <br /></td></tr>
<tr class="separator:ga5915ea7a9765c7b5d50ec4d2fa4070ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbafd8b72c8e79d0e859d012af922cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bbafd8b72c8e79d0e859d012af922cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1bbafd8b72c8e79d0e859d012af922cb">TAL_INTFLAG_OFFSET</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:ga1bbafd8b72c8e79d0e859d012af922cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTFLAG offset) Interrupt Flag Status and Clear <br /></td></tr>
<tr class="separator:ga1bbafd8b72c8e79d0e859d012af922cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c2df616ceb7282e69ad2716b96c66c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03c2df616ceb7282e69ad2716b96c66c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga03c2df616ceb7282e69ad2716b96c66c">TAL_INTFLAG_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga03c2df616ceb7282e69ad2716b96c66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTFLAG reset_value) Interrupt Flag Status and Clear <br /></td></tr>
<tr class="separator:ga03c2df616ceb7282e69ad2716b96c66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895919b228bc2e4f8fabe74b1869b17f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga895919b228bc2e4f8fabe74b1869b17f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga895919b228bc2e4f8fabe74b1869b17f">TAL_INTFLAG_BRK_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga895919b228bc2e4f8fabe74b1869b17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTFLAG) Break <br /></td></tr>
<tr class="separator:ga895919b228bc2e4f8fabe74b1869b17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff9819453457f9a94844b65901a6e17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ff9819453457f9a94844b65901a6e17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTFLAG_BRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTFLAG_BRK_Pos)</td></tr>
<tr class="separator:ga5ff9819453457f9a94844b65901a6e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4511bb8f3348db6ac3b0184b99c95e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4511bb8f3348db6ac3b0184b99c95e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad4511bb8f3348db6ac3b0184b99c95e7">TAL_INTFLAG_MASK</a>&#160;&#160;&#160;0x01ul</td></tr>
<tr class="memdesc:gad4511bb8f3348db6ac3b0184b99c95e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTFLAG) MASK Register <br /></td></tr>
<tr class="separator:gad4511bb8f3348db6ac3b0184b99c95e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa16439196f8a70552f99f15bf780d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fa16439196f8a70552f99f15bf780d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga3fa16439196f8a70552f99f15bf780d2">TAL_GLOBMASK_OFFSET</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:ga3fa16439196f8a70552f99f15bf780d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK offset) Global Break Requests Mask <br /></td></tr>
<tr class="separator:ga3fa16439196f8a70552f99f15bf780d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e8b3ab5e348072a6018ed1945a8a01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31e8b3ab5e348072a6018ed1945a8a01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga31e8b3ab5e348072a6018ed1945a8a01">TAL_GLOBMASK_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga31e8b3ab5e348072a6018ed1945a8a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK reset_value) Global Break Requests Mask <br /></td></tr>
<tr class="separator:ga31e8b3ab5e348072a6018ed1945a8a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d0a36ad079f7f96a8a28005550857e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88d0a36ad079f7f96a8a28005550857e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga88d0a36ad079f7f96a8a28005550857e">TAL_GLOBMASK_CM0P_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga88d0a36ad079f7f96a8a28005550857e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK) CM0P Break Master <br /></td></tr>
<tr class="separator:ga88d0a36ad079f7f96a8a28005550857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40d5e9883ff5b09ea01cfabf16f03e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf40d5e9883ff5b09ea01cfabf16f03e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_GLOBMASK_CM0P</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_GLOBMASK_CM0P_Pos)</td></tr>
<tr class="separator:gaf40d5e9883ff5b09ea01cfabf16f03e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61140f0a5de923f9b79719f34524ff7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61140f0a5de923f9b79719f34524ff7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga61140f0a5de923f9b79719f34524ff7d">TAL_GLOBMASK_PPP_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga61140f0a5de923f9b79719f34524ff7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK) PPP Break Master <br /></td></tr>
<tr class="separator:ga61140f0a5de923f9b79719f34524ff7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d43ea9f42bc8216a0618b3ccddb4c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94d43ea9f42bc8216a0618b3ccddb4c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_GLOBMASK_PPP</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_GLOBMASK_PPP_Pos)</td></tr>
<tr class="separator:ga94d43ea9f42bc8216a0618b3ccddb4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9375f969092f361aa66e586b9cd008fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9375f969092f361aa66e586b9cd008fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9375f969092f361aa66e586b9cd008fb">TAL_GLOBMASK_EVBRK_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga9375f969092f361aa66e586b9cd008fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK) Event Break Master <br /></td></tr>
<tr class="separator:ga9375f969092f361aa66e586b9cd008fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0e90d3cd69427f5bcada397cf958b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb0e90d3cd69427f5bcada397cf958b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_GLOBMASK_EVBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_GLOBMASK_EVBRK_Pos)</td></tr>
<tr class="separator:gaeb0e90d3cd69427f5bcada397cf958b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e68f25db5169f76279ecbfecd2dc79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43e68f25db5169f76279ecbfecd2dc79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga43e68f25db5169f76279ecbfecd2dc79">TAL_GLOBMASK_EXTBRK_Pos</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga43e68f25db5169f76279ecbfecd2dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK) External Break Master <br /></td></tr>
<tr class="separator:ga43e68f25db5169f76279ecbfecd2dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4712908d7eaa3e379a5d3045ba093b3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4712908d7eaa3e379a5d3045ba093b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_GLOBMASK_EXTBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_GLOBMASK_EXTBRK_Pos)</td></tr>
<tr class="separator:ga4712908d7eaa3e379a5d3045ba093b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2712d133e41603786365a3c21ee2d085"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2712d133e41603786365a3c21ee2d085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2712d133e41603786365a3c21ee2d085">TAL_GLOBMASK_MASK</a>&#160;&#160;&#160;0xC3ul</td></tr>
<tr class="memdesc:ga2712d133e41603786365a3c21ee2d085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_GLOBMASK) MASK Register <br /></td></tr>
<tr class="separator:ga2712d133e41603786365a3c21ee2d085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b4caa58af48108cc18b819f0ec0cb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93b4caa58af48108cc18b819f0ec0cb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga93b4caa58af48108cc18b819f0ec0cb3">TAL_HALT_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga93b4caa58af48108cc18b819f0ec0cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT offset) Debug Halt Request <br /></td></tr>
<tr class="separator:ga93b4caa58af48108cc18b819f0ec0cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e9a928dd6304d3097f03cb14dfa608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51e9a928dd6304d3097f03cb14dfa608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga51e9a928dd6304d3097f03cb14dfa608">TAL_HALT_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga51e9a928dd6304d3097f03cb14dfa608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT reset_value) Debug Halt Request <br /></td></tr>
<tr class="separator:ga51e9a928dd6304d3097f03cb14dfa608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e19e414654df3553b74e61138003d6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e19e414654df3553b74e61138003d6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1e19e414654df3553b74e61138003d6c">TAL_HALT_CM0P_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1e19e414654df3553b74e61138003d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT) CM0P Break Master <br /></td></tr>
<tr class="separator:ga1e19e414654df3553b74e61138003d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a2572601d2f73ef170308e2fae304f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93a2572601d2f73ef170308e2fae304f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_HALT_CM0P</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_HALT_CM0P_Pos)</td></tr>
<tr class="separator:ga93a2572601d2f73ef170308e2fae304f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d26645177cdba645f474ca184f2dc0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d26645177cdba645f474ca184f2dc0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0d26645177cdba645f474ca184f2dc0f">TAL_HALT_PPP_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0d26645177cdba645f474ca184f2dc0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT) PPP Break Master <br /></td></tr>
<tr class="separator:ga0d26645177cdba645f474ca184f2dc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a43f675f4aaa24b67f0f47c6a6fd75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20a43f675f4aaa24b67f0f47c6a6fd75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_HALT_PPP</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_HALT_PPP_Pos)</td></tr>
<tr class="separator:ga20a43f675f4aaa24b67f0f47c6a6fd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac783c602bd447f5eb4c20d74e1bd8935"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac783c602bd447f5eb4c20d74e1bd8935"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac783c602bd447f5eb4c20d74e1bd8935">TAL_HALT_EVBRK_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac783c602bd447f5eb4c20d74e1bd8935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT) Event Break Master <br /></td></tr>
<tr class="separator:gac783c602bd447f5eb4c20d74e1bd8935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651f1a74d6e06aa517b1f5cb14b73efe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga651f1a74d6e06aa517b1f5cb14b73efe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_HALT_EVBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_HALT_EVBRK_Pos)</td></tr>
<tr class="separator:ga651f1a74d6e06aa517b1f5cb14b73efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4637413e3593f93aa3052ed859932aec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4637413e3593f93aa3052ed859932aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4637413e3593f93aa3052ed859932aec">TAL_HALT_EXTBRK_Pos</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4637413e3593f93aa3052ed859932aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT) External Break Master <br /></td></tr>
<tr class="separator:ga4637413e3593f93aa3052ed859932aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7828b0720eb3c2cb02d15d1a63e149"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e7828b0720eb3c2cb02d15d1a63e149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_HALT_EXTBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_HALT_EXTBRK_Pos)</td></tr>
<tr class="separator:ga7e7828b0720eb3c2cb02d15d1a63e149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a96bf954959acdef5147ce48bb7dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga959a96bf954959acdef5147ce48bb7dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga959a96bf954959acdef5147ce48bb7dc">TAL_HALT_MASK</a>&#160;&#160;&#160;0xC3ul</td></tr>
<tr class="memdesc:ga959a96bf954959acdef5147ce48bb7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_HALT) MASK Register <br /></td></tr>
<tr class="separator:ga959a96bf954959acdef5147ce48bb7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccca1cc431981a05417e9967e7b537d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ccca1cc431981a05417e9967e7b537d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5ccca1cc431981a05417e9967e7b537d">TAL_RESTART_OFFSET</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:ga5ccca1cc431981a05417e9967e7b537d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART offset) Debug Restart Request <br /></td></tr>
<tr class="separator:ga5ccca1cc431981a05417e9967e7b537d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f5610727fe6943865479ce644cc76b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7f5610727fe6943865479ce644cc76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa7f5610727fe6943865479ce644cc76b">TAL_RESTART_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:gaa7f5610727fe6943865479ce644cc76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART reset_value) Debug Restart Request <br /></td></tr>
<tr class="separator:gaa7f5610727fe6943865479ce644cc76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6503ef968e74386242eebc129eccd4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6503ef968e74386242eebc129eccd4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac6503ef968e74386242eebc129eccd4c">TAL_RESTART_CM0P_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac6503ef968e74386242eebc129eccd4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART) CM0P Break Master <br /></td></tr>
<tr class="separator:gac6503ef968e74386242eebc129eccd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e305d1f04d1e9dc5d7e94e5b868e30c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e305d1f04d1e9dc5d7e94e5b868e30c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_RESTART_CM0P</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_RESTART_CM0P_Pos)</td></tr>
<tr class="separator:ga2e305d1f04d1e9dc5d7e94e5b868e30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d3abb34388aac387e64db155b13ad1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25d3abb34388aac387e64db155b13ad1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga25d3abb34388aac387e64db155b13ad1">TAL_RESTART_PPP_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga25d3abb34388aac387e64db155b13ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART) PPP Break Master <br /></td></tr>
<tr class="separator:ga25d3abb34388aac387e64db155b13ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc80a9312d5aa68e3e3d6d150636062a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc80a9312d5aa68e3e3d6d150636062a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_RESTART_PPP</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_RESTART_PPP_Pos)</td></tr>
<tr class="separator:gadc80a9312d5aa68e3e3d6d150636062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ebbcf0c61505549ec1505a1c32c0b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ebbcf0c61505549ec1505a1c32c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga11ebbcf0c61505549ec1505a1c32c0b6">TAL_RESTART_EXTBRK_Pos</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga11ebbcf0c61505549ec1505a1c32c0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART) External Break Master <br /></td></tr>
<tr class="separator:ga11ebbcf0c61505549ec1505a1c32c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfd569693de46582880ce48c7c18c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ebfd569693de46582880ce48c7c18c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_RESTART_EXTBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_RESTART_EXTBRK_Pos)</td></tr>
<tr class="separator:ga5ebfd569693de46582880ce48c7c18c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447d31579981e9cc288a15d316d3e6d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga447d31579981e9cc288a15d316d3e6d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga447d31579981e9cc288a15d316d3e6d5">TAL_RESTART_MASK</a>&#160;&#160;&#160;0x83ul</td></tr>
<tr class="memdesc:ga447d31579981e9cc288a15d316d3e6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_RESTART) MASK Register <br /></td></tr>
<tr class="separator:ga447d31579981e9cc288a15d316d3e6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ea050516e288b98296caeda7a0c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d8ea050516e288b98296caeda7a0c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9d8ea050516e288b98296caeda7a0c7e">TAL_BRKSTATUS_OFFSET</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:ga9d8ea050516e288b98296caeda7a0c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS offset) Break Request Status <br /></td></tr>
<tr class="separator:ga9d8ea050516e288b98296caeda7a0c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdedbd3989522491b87abee3c927ad4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bdedbd3989522491b87abee3c927ad4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4bdedbd3989522491b87abee3c927ad4">TAL_BRKSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x0000ul</td></tr>
<tr class="memdesc:ga4bdedbd3989522491b87abee3c927ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS reset_value) Break Request Status <br /></td></tr>
<tr class="separator:ga4bdedbd3989522491b87abee3c927ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edd570f57bc1eeaeb2fa0cfa38efc56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0edd570f57bc1eeaeb2fa0cfa38efc56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0edd570f57bc1eeaeb2fa0cfa38efc56">TAL_BRKSTATUS_CM0P_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0edd570f57bc1eeaeb2fa0cfa38efc56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS) CM0P Break Request <br /></td></tr>
<tr class="separator:ga0edd570f57bc1eeaeb2fa0cfa38efc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f7c69a646d0ceef83a4ee7378c54de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55f7c69a646d0ceef83a4ee7378c54de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_CM0P_Msk</b>&#160;&#160;&#160;(0x3ul &lt;&lt; TAL_BRKSTATUS_CM0P_Pos)</td></tr>
<tr class="separator:ga55f7c69a646d0ceef83a4ee7378c54de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c934a8bfd42fe594a23e163a1e365d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c934a8bfd42fe594a23e163a1e365d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_CM0P</b>(value)&#160;&#160;&#160;(TAL_BRKSTATUS_CM0P_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0edd570f57bc1eeaeb2fa0cfa38efc56">TAL_BRKSTATUS_CM0P_Pos</a>))</td></tr>
<tr class="separator:ga1c934a8bfd42fe594a23e163a1e365d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621478431fba0c6cb259c35994bcd674"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga621478431fba0c6cb259c35994bcd674"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga621478431fba0c6cb259c35994bcd674">TAL_BRKSTATUS_PPP_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga621478431fba0c6cb259c35994bcd674"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS) PPP Break Request <br /></td></tr>
<tr class="separator:ga621478431fba0c6cb259c35994bcd674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d9bdaadc4014058b11ea61cfc3ca72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02d9bdaadc4014058b11ea61cfc3ca72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_PPP_Msk</b>&#160;&#160;&#160;(0x3ul &lt;&lt; TAL_BRKSTATUS_PPP_Pos)</td></tr>
<tr class="separator:ga02d9bdaadc4014058b11ea61cfc3ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcf2c784978f0c9aa0aee82a3c9ed24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dcf2c784978f0c9aa0aee82a3c9ed24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_PPP</b>(value)&#160;&#160;&#160;(TAL_BRKSTATUS_PPP_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga621478431fba0c6cb259c35994bcd674">TAL_BRKSTATUS_PPP_Pos</a>))</td></tr>
<tr class="separator:ga7dcf2c784978f0c9aa0aee82a3c9ed24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c3ae7722c3c5b9cfdb7fc1d7401a10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0c3ae7722c3c5b9cfdb7fc1d7401a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac0c3ae7722c3c5b9cfdb7fc1d7401a10">TAL_BRKSTATUS_EVBRK_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gac0c3ae7722c3c5b9cfdb7fc1d7401a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS) Event Break Request <br /></td></tr>
<tr class="separator:gac0c3ae7722c3c5b9cfdb7fc1d7401a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28444e22fa4fb90b25e5db4fa1ce0f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf28444e22fa4fb90b25e5db4fa1ce0f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_EVBRK_Msk</b>&#160;&#160;&#160;(0x3ul &lt;&lt; TAL_BRKSTATUS_EVBRK_Pos)</td></tr>
<tr class="separator:gaf28444e22fa4fb90b25e5db4fa1ce0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c10a84fea582a9c957d0b96e52ba75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4c10a84fea582a9c957d0b96e52ba75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_EVBRK</b>(value)&#160;&#160;&#160;(TAL_BRKSTATUS_EVBRK_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac0c3ae7722c3c5b9cfdb7fc1d7401a10">TAL_BRKSTATUS_EVBRK_Pos</a>))</td></tr>
<tr class="separator:gaf4c10a84fea582a9c957d0b96e52ba75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9949164282f874454e8315d0c49bfcc0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9949164282f874454e8315d0c49bfcc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9949164282f874454e8315d0c49bfcc0">TAL_BRKSTATUS_EXTBRK_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga9949164282f874454e8315d0c49bfcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS) External Break Request <br /></td></tr>
<tr class="separator:ga9949164282f874454e8315d0c49bfcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505425648581cec6a8bd4a48d58535c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga505425648581cec6a8bd4a48d58535c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_EXTBRK_Msk</b>&#160;&#160;&#160;(0x3ul &lt;&lt; TAL_BRKSTATUS_EXTBRK_Pos)</td></tr>
<tr class="separator:ga505425648581cec6a8bd4a48d58535c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddb7638e68bd6bed1d84d9c3e355e11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ddb7638e68bd6bed1d84d9c3e355e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_BRKSTATUS_EXTBRK</b>(value)&#160;&#160;&#160;(TAL_BRKSTATUS_EXTBRK_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga9949164282f874454e8315d0c49bfcc0">TAL_BRKSTATUS_EXTBRK_Pos</a>))</td></tr>
<tr class="separator:ga9ddb7638e68bd6bed1d84d9c3e355e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c5a8733549824f71361f632cc7ac8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8c5a8733549824f71361f632cc7ac8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf8c5a8733549824f71361f632cc7ac8b">TAL_BRKSTATUS_MASK</a>&#160;&#160;&#160;0xF00Ful</td></tr>
<tr class="memdesc:gaf8c5a8733549824f71361f632cc7ac8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_BRKSTATUS) MASK Register <br /></td></tr>
<tr class="separator:gaf8c5a8733549824f71361f632cc7ac8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bcc450bae74b1215552735f6a8349e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5bcc450bae74b1215552735f6a8349e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gab5bcc450bae74b1215552735f6a8349e">TAL_CTICTRLA_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gab5bcc450bae74b1215552735f6a8349e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA offset) Cross-Trigger Interface n Control A <br /></td></tr>
<tr class="separator:gab5bcc450bae74b1215552735f6a8349e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace02306bb361d3db97e9efc5da4c706d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace02306bb361d3db97e9efc5da4c706d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gace02306bb361d3db97e9efc5da4c706d">TAL_CTICTRLA_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:gace02306bb361d3db97e9efc5da4c706d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA reset_value) Cross-Trigger Interface n Control A <br /></td></tr>
<tr class="separator:gace02306bb361d3db97e9efc5da4c706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8854a5053c397d6160d4dbb6219a8f59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8854a5053c397d6160d4dbb6219a8f59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8854a5053c397d6160d4dbb6219a8f59">TAL_CTICTRLA_ACTION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8854a5053c397d6160d4dbb6219a8f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) Action when global break issued <br /></td></tr>
<tr class="separator:ga8854a5053c397d6160d4dbb6219a8f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0074dce5faa538ad6ad6cacfdcf6c10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0074dce5faa538ad6ad6cacfdcf6c10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_ACTION_Msk</b>&#160;&#160;&#160;(0x3ul &lt;&lt; TAL_CTICTRLA_ACTION_Pos)</td></tr>
<tr class="separator:gac0074dce5faa538ad6ad6cacfdcf6c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0b84d6d55e36fdbcf53f4450fc6bd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c0b84d6d55e36fdbcf53f4450fc6bd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_ACTION</b>(value)&#160;&#160;&#160;(TAL_CTICTRLA_ACTION_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8854a5053c397d6160d4dbb6219a8f59">TAL_CTICTRLA_ACTION_Pos</a>))</td></tr>
<tr class="separator:ga9c0b84d6d55e36fdbcf53f4450fc6bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219b74e5ee3d7f3dcda06fb364bb5e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7219b74e5ee3d7f3dcda06fb364bb5e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga7219b74e5ee3d7f3dcda06fb364bb5e8">TAL_CTICTRLA_ACTION_BREAK_Val</a>&#160;&#160;&#160;0x0ul</td></tr>
<tr class="memdesc:ga7219b74e5ee3d7f3dcda06fb364bb5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) Break when requested <br /></td></tr>
<tr class="separator:ga7219b74e5ee3d7f3dcda06fb364bb5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c9f20bc157ce62adcee95962516058"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51c9f20bc157ce62adcee95962516058"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga51c9f20bc157ce62adcee95962516058">TAL_CTICTRLA_ACTION_INTERRUPT_Val</a>&#160;&#160;&#160;0x1ul</td></tr>
<tr class="memdesc:ga51c9f20bc157ce62adcee95962516058"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) Trigger DBG interrupt instead of break <br /></td></tr>
<tr class="separator:ga51c9f20bc157ce62adcee95962516058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45d117ebf5e2bef6af44ff3c62e780f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa45d117ebf5e2bef6af44ff3c62e780f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa45d117ebf5e2bef6af44ff3c62e780f">TAL_CTICTRLA_ACTION_IGNORE_Val</a>&#160;&#160;&#160;0x2ul</td></tr>
<tr class="memdesc:gaa45d117ebf5e2bef6af44ff3c62e780f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) Ignore break request <br /></td></tr>
<tr class="separator:gaa45d117ebf5e2bef6af44ff3c62e780f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723d8e5ba4cd280f0ef5ea195b5626c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga723d8e5ba4cd280f0ef5ea195b5626c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_ACTION_BREAK</b>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_l21___t_a_l.html#ga7219b74e5ee3d7f3dcda06fb364bb5e8">TAL_CTICTRLA_ACTION_BREAK_Val</a> &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8854a5053c397d6160d4dbb6219a8f59">TAL_CTICTRLA_ACTION_Pos</a>)</td></tr>
<tr class="separator:ga723d8e5ba4cd280f0ef5ea195b5626c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138a2a419c504eedf0627290cf503b8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga138a2a419c504eedf0627290cf503b8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_ACTION_INTERRUPT</b>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_l21___t_a_l.html#ga51c9f20bc157ce62adcee95962516058">TAL_CTICTRLA_ACTION_INTERRUPT_Val</a> &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8854a5053c397d6160d4dbb6219a8f59">TAL_CTICTRLA_ACTION_Pos</a>)</td></tr>
<tr class="separator:ga138a2a419c504eedf0627290cf503b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63967cc4d91d760ac4399375c3ecf4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab63967cc4d91d760ac4399375c3ecf4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_ACTION_IGNORE</b>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_l21___t_a_l.html#gaa45d117ebf5e2bef6af44ff3c62e780f">TAL_CTICTRLA_ACTION_IGNORE_Val</a> &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8854a5053c397d6160d4dbb6219a8f59">TAL_CTICTRLA_ACTION_Pos</a>)</td></tr>
<tr class="separator:gab63967cc4d91d760ac4399375c3ecf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23303a59533757d0e2b8af029be2173e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23303a59533757d0e2b8af029be2173e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga23303a59533757d0e2b8af029be2173e">TAL_CTICTRLA_RESTART_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga23303a59533757d0e2b8af029be2173e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) Action when global restart issued <br /></td></tr>
<tr class="separator:ga23303a59533757d0e2b8af029be2173e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ad020731b863939bd9ac179f3263f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96ad020731b863939bd9ac179f3263f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTICTRLA_RESTART</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTICTRLA_RESTART_Pos)</td></tr>
<tr class="separator:ga96ad020731b863939bd9ac179f3263f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7565376c3aca20ad2eabeaf3f0e6cabc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7565376c3aca20ad2eabeaf3f0e6cabc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga7565376c3aca20ad2eabeaf3f0e6cabc">TAL_CTICTRLA_MASK</a>&#160;&#160;&#160;0x07ul</td></tr>
<tr class="memdesc:ga7565376c3aca20ad2eabeaf3f0e6cabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTICTRLA) MASK Register <br /></td></tr>
<tr class="separator:ga7565376c3aca20ad2eabeaf3f0e6cabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483807842c34f4b1a7761c3e4f7d1330"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga483807842c34f4b1a7761c3e4f7d1330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga483807842c34f4b1a7761c3e4f7d1330">TAL_CTIMASK_OFFSET</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:ga483807842c34f4b1a7761c3e4f7d1330"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK offset) Cross-Trigger Interface n Mask <br /></td></tr>
<tr class="separator:ga483807842c34f4b1a7761c3e4f7d1330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3260eb8a5ac96a2671ce363ff5061ba4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3260eb8a5ac96a2671ce363ff5061ba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga3260eb8a5ac96a2671ce363ff5061ba4">TAL_CTIMASK_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:ga3260eb8a5ac96a2671ce363ff5061ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK reset_value) Cross-Trigger Interface n Mask <br /></td></tr>
<tr class="separator:ga3260eb8a5ac96a2671ce363ff5061ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4001486ce437c5a8ba4c27b337c846b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4001486ce437c5a8ba4c27b337c846b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4001486ce437c5a8ba4c27b337c846b9">TAL_CTIMASK_CM0P_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4001486ce437c5a8ba4c27b337c846b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK) CM0P Break Master <br /></td></tr>
<tr class="separator:ga4001486ce437c5a8ba4c27b337c846b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764e8aafec9c27113e750c91a53954c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764e8aafec9c27113e750c91a53954c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTIMASK_CM0P</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTIMASK_CM0P_Pos)</td></tr>
<tr class="separator:ga764e8aafec9c27113e750c91a53954c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95353d4b9d3c14ec91f2f9c44117b5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae95353d4b9d3c14ec91f2f9c44117b5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gae95353d4b9d3c14ec91f2f9c44117b5b">TAL_CTIMASK_PPP_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gae95353d4b9d3c14ec91f2f9c44117b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK) PPP Break Master <br /></td></tr>
<tr class="separator:gae95353d4b9d3c14ec91f2f9c44117b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66164180316fb4499f1d177a9944ec0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66164180316fb4499f1d177a9944ec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTIMASK_PPP</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTIMASK_PPP_Pos)</td></tr>
<tr class="separator:gad66164180316fb4499f1d177a9944ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2288a209a51e969c2ceb31c788225a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2288a209a51e969c2ceb31c788225a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad2288a209a51e969c2ceb31c788225a8">TAL_CTIMASK_EVBRK_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gad2288a209a51e969c2ceb31c788225a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK) Event Break Master <br /></td></tr>
<tr class="separator:gad2288a209a51e969c2ceb31c788225a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45492e85c56ee565d0ae783b3dd02800"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45492e85c56ee565d0ae783b3dd02800"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTIMASK_EVBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTIMASK_EVBRK_Pos)</td></tr>
<tr class="separator:ga45492e85c56ee565d0ae783b3dd02800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac922364f93ac5adc725140b27efe9eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac922364f93ac5adc725140b27efe9eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaac922364f93ac5adc725140b27efe9eb">TAL_CTIMASK_EXTBRK_Pos</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaac922364f93ac5adc725140b27efe9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK) External Break Master <br /></td></tr>
<tr class="separator:gaac922364f93ac5adc725140b27efe9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa24bcddd831ed5eabbb75485528eb86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa24bcddd831ed5eabbb75485528eb86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CTIMASK_EXTBRK</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_CTIMASK_EXTBRK_Pos)</td></tr>
<tr class="separator:gaaa24bcddd831ed5eabbb75485528eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10157bcea85d4e6e7b776d0f53cf4084"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10157bcea85d4e6e7b776d0f53cf4084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga10157bcea85d4e6e7b776d0f53cf4084">TAL_CTIMASK_MASK</a>&#160;&#160;&#160;0xC3ul</td></tr>
<tr class="memdesc:ga10157bcea85d4e6e7b776d0f53cf4084"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CTIMASK) MASK Register <br /></td></tr>
<tr class="separator:ga10157bcea85d4e6e7b776d0f53cf4084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce2558d01e1c5699c11653d5e89779e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ce2558d01e1c5699c11653d5e89779e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga6ce2558d01e1c5699c11653d5e89779e">TAL_INTSTATUS_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga6ce2558d01e1c5699c11653d5e89779e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS offset) Interrupt n Status <br /></td></tr>
<tr class="separator:ga6ce2558d01e1c5699c11653d5e89779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefc882cfc049db5498446c1f4ef5675"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafefc882cfc049db5498446c1f4ef5675"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafefc882cfc049db5498446c1f4ef5675">TAL_INTSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00ul</td></tr>
<tr class="memdesc:gafefc882cfc049db5498446c1f4ef5675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS reset_value) Interrupt n Status <br /></td></tr>
<tr class="separator:gafefc882cfc049db5498446c1f4ef5675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76af35ee443b9bbf245f9c8974d9cbdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76af35ee443b9bbf245f9c8974d9cbdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga76af35ee443b9bbf245f9c8974d9cbdd">TAL_INTSTATUS_IRQ0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga76af35ee443b9bbf245f9c8974d9cbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 0 within Interrupt n <br /></td></tr>
<tr class="separator:ga76af35ee443b9bbf245f9c8974d9cbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e34a7f2c84920d9ac804f97e75f830"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69e34a7f2c84920d9ac804f97e75f830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ0</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga76af35ee443b9bbf245f9c8974d9cbdd">TAL_INTSTATUS_IRQ0_Pos</a>)</td></tr>
<tr class="separator:ga69e34a7f2c84920d9ac804f97e75f830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5748dfb05a54ad180910dc6f97cf7bbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5748dfb05a54ad180910dc6f97cf7bbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5748dfb05a54ad180910dc6f97cf7bbc">TAL_INTSTATUS_IRQ1_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga5748dfb05a54ad180910dc6f97cf7bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 1 within Interrupt n <br /></td></tr>
<tr class="separator:ga5748dfb05a54ad180910dc6f97cf7bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05a38e3564bf6445f2bf679d0f932c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac05a38e3564bf6445f2bf679d0f932c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ1</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga5748dfb05a54ad180910dc6f97cf7bbc">TAL_INTSTATUS_IRQ1_Pos</a>)</td></tr>
<tr class="separator:gac05a38e3564bf6445f2bf679d0f932c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5952f437d1963b04816383ff3d0c8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace5952f437d1963b04816383ff3d0c8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gace5952f437d1963b04816383ff3d0c8e">TAL_INTSTATUS_IRQ2_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gace5952f437d1963b04816383ff3d0c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 2 within Interrupt n <br /></td></tr>
<tr class="separator:gace5952f437d1963b04816383ff3d0c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e04d4c3cb774f11e0b8bc06eea797df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e04d4c3cb774f11e0b8bc06eea797df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ2</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gace5952f437d1963b04816383ff3d0c8e">TAL_INTSTATUS_IRQ2_Pos</a>)</td></tr>
<tr class="separator:ga9e04d4c3cb774f11e0b8bc06eea797df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2b97b66d073b62bb0bd4bb63e35003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c2b97b66d073b62bb0bd4bb63e35003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0c2b97b66d073b62bb0bd4bb63e35003">TAL_INTSTATUS_IRQ3_Pos</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga0c2b97b66d073b62bb0bd4bb63e35003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 3 within Interrupt n <br /></td></tr>
<tr class="separator:ga0c2b97b66d073b62bb0bd4bb63e35003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae070c5e2ed1b76456e0d8e89096efd38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae070c5e2ed1b76456e0d8e89096efd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ3</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0c2b97b66d073b62bb0bd4bb63e35003">TAL_INTSTATUS_IRQ3_Pos</a>)</td></tr>
<tr class="separator:gae070c5e2ed1b76456e0d8e89096efd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb06680b4e5e01e8f34d498b6d13cddc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb06680b4e5e01e8f34d498b6d13cddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafb06680b4e5e01e8f34d498b6d13cddc">TAL_INTSTATUS_IRQ4_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafb06680b4e5e01e8f34d498b6d13cddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 4 within Interrupt n <br /></td></tr>
<tr class="separator:gafb06680b4e5e01e8f34d498b6d13cddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92bace2409d2c6a9da1d69d40e62887"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac92bace2409d2c6a9da1d69d40e62887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ4</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gafb06680b4e5e01e8f34d498b6d13cddc">TAL_INTSTATUS_IRQ4_Pos</a>)</td></tr>
<tr class="separator:gac92bace2409d2c6a9da1d69d40e62887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81bb8439e300967b8233ec81fb8ae15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf81bb8439e300967b8233ec81fb8ae15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf81bb8439e300967b8233ec81fb8ae15">TAL_INTSTATUS_IRQ5_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaf81bb8439e300967b8233ec81fb8ae15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 5 within Interrupt n <br /></td></tr>
<tr class="separator:gaf81bb8439e300967b8233ec81fb8ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d5d947cca50e5d862f108fd40b83f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9d5d947cca50e5d862f108fd40b83f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ5</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaf81bb8439e300967b8233ec81fb8ae15">TAL_INTSTATUS_IRQ5_Pos</a>)</td></tr>
<tr class="separator:gac9d5d947cca50e5d862f108fd40b83f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f3d4cd0f6c80c52c00bfcfd54e0d35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0f3d4cd0f6c80c52c00bfcfd54e0d35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac0f3d4cd0f6c80c52c00bfcfd54e0d35">TAL_INTSTATUS_IRQ6_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac0f3d4cd0f6c80c52c00bfcfd54e0d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 6 within Interrupt n <br /></td></tr>
<tr class="separator:gac0f3d4cd0f6c80c52c00bfcfd54e0d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b589873a14920b1998c4db3bd2b3a8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b589873a14920b1998c4db3bd2b3a8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ6</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac0f3d4cd0f6c80c52c00bfcfd54e0d35">TAL_INTSTATUS_IRQ6_Pos</a>)</td></tr>
<tr class="separator:ga3b589873a14920b1998c4db3bd2b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b599baae0a3a68405e6f8724eaa53c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b599baae0a3a68405e6f8724eaa53c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9b599baae0a3a68405e6f8724eaa53c5">TAL_INTSTATUS_IRQ7_Pos</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga9b599baae0a3a68405e6f8724eaa53c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request 7 within Interrupt n <br /></td></tr>
<tr class="separator:ga9b599baae0a3a68405e6f8724eaa53c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec47c8f4cf746e2f13788e409c0d8222"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec47c8f4cf746e2f13788e409c0d8222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ7</b>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga9b599baae0a3a68405e6f8724eaa53c5">TAL_INTSTATUS_IRQ7_Pos</a>)</td></tr>
<tr class="separator:gaec47c8f4cf746e2f13788e409c0d8222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1b75cdd82bf9560813a915219fd6e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f1b75cdd82bf9560813a915219fd6e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9f1b75cdd82bf9560813a915219fd6e8">TAL_INTSTATUS_IRQ_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9f1b75cdd82bf9560813a915219fd6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) Interrupt Status for Interrupt Request x within Interrupt n <br /></td></tr>
<tr class="separator:ga9f1b75cdd82bf9560813a915219fd6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563e5c517fc03d6785fc1cfe03cf1921"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga563e5c517fc03d6785fc1cfe03cf1921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ_Msk</b>&#160;&#160;&#160;(0xFFul &lt;&lt; TAL_INTSTATUS_IRQ_Pos)</td></tr>
<tr class="separator:ga563e5c517fc03d6785fc1cfe03cf1921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76ff366f92bfbfc14b3165d930af40f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa76ff366f92bfbfc14b3165d930af40f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTSTATUS_IRQ</b>(value)&#160;&#160;&#160;(TAL_INTSTATUS_IRQ_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga9f1b75cdd82bf9560813a915219fd6e8">TAL_INTSTATUS_IRQ_Pos</a>))</td></tr>
<tr class="separator:gaa76ff366f92bfbfc14b3165d930af40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a0cfeb7c147f40525122e3aa06c737"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23a0cfeb7c147f40525122e3aa06c737"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga23a0cfeb7c147f40525122e3aa06c737">TAL_INTSTATUS_MASK</a>&#160;&#160;&#160;0xFFul</td></tr>
<tr class="memdesc:ga23a0cfeb7c147f40525122e3aa06c737"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTSTATUS) MASK Register <br /></td></tr>
<tr class="separator:ga23a0cfeb7c147f40525122e3aa06c737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad879e6f388dbe43187e0bcc0eb026cf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad879e6f388dbe43187e0bcc0eb026cf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad879e6f388dbe43187e0bcc0eb026cf6">TAL_DMACPUSEL0_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gad879e6f388dbe43187e0bcc0eb026cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0 offset) DMA Channel Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:gad879e6f388dbe43187e0bcc0eb026cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdc83fa61bdf6911fd73b2b71a30533"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bdc83fa61bdf6911fd73b2b71a30533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9bdc83fa61bdf6911fd73b2b71a30533">TAL_DMACPUSEL0_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:ga9bdc83fa61bdf6911fd73b2b71a30533"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0 reset_value) DMA Channel Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:ga9bdc83fa61bdf6911fd73b2b71a30533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c01cb096f932f081b238dc2869e3fd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c01cb096f932f081b238dc2869e3fd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5c01cb096f932f081b238dc2869e3fd4">TAL_DMACPUSEL0_CH0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5c01cb096f932f081b238dc2869e3fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 0 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga5c01cb096f932f081b238dc2869e3fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdf2a19a00fa7b8ba442692ee2705b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffdf2a19a00fa7b8ba442692ee2705b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH0_Pos)</td></tr>
<tr class="separator:gaffdf2a19a00fa7b8ba442692ee2705b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154db6c29a0d739b482027d1f2a42861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga154db6c29a0d739b482027d1f2a42861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH0</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga5c01cb096f932f081b238dc2869e3fd4">TAL_DMACPUSEL0_CH0_Pos</a>))</td></tr>
<tr class="separator:ga154db6c29a0d739b482027d1f2a42861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98296e3fe7ec42b261c90ae14afe4d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad98296e3fe7ec42b261c90ae14afe4d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad98296e3fe7ec42b261c90ae14afe4d9">TAL_DMACPUSEL0_CH1_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad98296e3fe7ec42b261c90ae14afe4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 1 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gad98296e3fe7ec42b261c90ae14afe4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617ee3c23ab07a0ee37a92805d01446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad617ee3c23ab07a0ee37a92805d01446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH1_Pos)</td></tr>
<tr class="separator:gad617ee3c23ab07a0ee37a92805d01446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb8fd53a1e52e25090bae9d4191c3d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cb8fd53a1e52e25090bae9d4191c3d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH1</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gad98296e3fe7ec42b261c90ae14afe4d9">TAL_DMACPUSEL0_CH1_Pos</a>))</td></tr>
<tr class="separator:ga5cb8fd53a1e52e25090bae9d4191c3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7622e9b30020f338416fd58190beae64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7622e9b30020f338416fd58190beae64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga7622e9b30020f338416fd58190beae64">TAL_DMACPUSEL0_CH2_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7622e9b30020f338416fd58190beae64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 2 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga7622e9b30020f338416fd58190beae64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3528d0824f9f8f60e7ca1e48a5c2be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e3528d0824f9f8f60e7ca1e48a5c2be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH2_Pos)</td></tr>
<tr class="separator:ga8e3528d0824f9f8f60e7ca1e48a5c2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39f524bf7dd84a283709e6822ba0a97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad39f524bf7dd84a283709e6822ba0a97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH2</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga7622e9b30020f338416fd58190beae64">TAL_DMACPUSEL0_CH2_Pos</a>))</td></tr>
<tr class="separator:gad39f524bf7dd84a283709e6822ba0a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa506ec9d17d6455adbdcc5f5c2470b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa506ec9d17d6455adbdcc5f5c2470b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaaa506ec9d17d6455adbdcc5f5c2470b1">TAL_DMACPUSEL0_CH3_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaaa506ec9d17d6455adbdcc5f5c2470b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 3 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaaa506ec9d17d6455adbdcc5f5c2470b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5747d624eec209e51db705d4dcf01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51d5747d624eec209e51db705d4dcf01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH3_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH3_Pos)</td></tr>
<tr class="separator:ga51d5747d624eec209e51db705d4dcf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088b38cbca3d8266a0718be8697ee012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga088b38cbca3d8266a0718be8697ee012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH3</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH3_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaaa506ec9d17d6455adbdcc5f5c2470b1">TAL_DMACPUSEL0_CH3_Pos</a>))</td></tr>
<tr class="separator:ga088b38cbca3d8266a0718be8697ee012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddad4cd1b4db541059bd957490ec276"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ddad4cd1b4db541059bd957490ec276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8ddad4cd1b4db541059bd957490ec276">TAL_DMACPUSEL0_CH4_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8ddad4cd1b4db541059bd957490ec276"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 4 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga8ddad4cd1b4db541059bd957490ec276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228149fd2b91746f572820799b9a79ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga228149fd2b91746f572820799b9a79ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH4_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH4_Pos)</td></tr>
<tr class="separator:ga228149fd2b91746f572820799b9a79ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac47738bbb25441d1bcbc3a3887d8e92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac47738bbb25441d1bcbc3a3887d8e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH4</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH4_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8ddad4cd1b4db541059bd957490ec276">TAL_DMACPUSEL0_CH4_Pos</a>))</td></tr>
<tr class="separator:gaac47738bbb25441d1bcbc3a3887d8e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897fab44e47f6a5951ae27a2cc870c46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga897fab44e47f6a5951ae27a2cc870c46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga897fab44e47f6a5951ae27a2cc870c46">TAL_DMACPUSEL0_CH5_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga897fab44e47f6a5951ae27a2cc870c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 5 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga897fab44e47f6a5951ae27a2cc870c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91777c20c47a68dab02a191d121233eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91777c20c47a68dab02a191d121233eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH5_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH5_Pos)</td></tr>
<tr class="separator:ga91777c20c47a68dab02a191d121233eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51edf2e7819b320bb66a8814cae339db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51edf2e7819b320bb66a8814cae339db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH5</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH5_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga897fab44e47f6a5951ae27a2cc870c46">TAL_DMACPUSEL0_CH5_Pos</a>))</td></tr>
<tr class="separator:ga51edf2e7819b320bb66a8814cae339db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76e9c7a8321e8cb4babd7b00950371"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d76e9c7a8321e8cb4babd7b00950371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2d76e9c7a8321e8cb4babd7b00950371">TAL_DMACPUSEL0_CH6_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga2d76e9c7a8321e8cb4babd7b00950371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 6 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga2d76e9c7a8321e8cb4babd7b00950371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8642df51331651717a336c42f05d8419"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8642df51331651717a336c42f05d8419"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH6_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH6_Pos)</td></tr>
<tr class="separator:ga8642df51331651717a336c42f05d8419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41590193e8b785510cc03281441be8ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41590193e8b785510cc03281441be8ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH6</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH6_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga2d76e9c7a8321e8cb4babd7b00950371">TAL_DMACPUSEL0_CH6_Pos</a>))</td></tr>
<tr class="separator:ga41590193e8b785510cc03281441be8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e1d102656e58041cb5a99a5dd4dcfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1e1d102656e58041cb5a99a5dd4dcfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa1e1d102656e58041cb5a99a5dd4dcfa">TAL_DMACPUSEL0_CH7_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaa1e1d102656e58041cb5a99a5dd4dcfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 7 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaa1e1d102656e58041cb5a99a5dd4dcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcbf417d1c332c0805bcd3da0e25c4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfcbf417d1c332c0805bcd3da0e25c4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH7_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH7_Pos)</td></tr>
<tr class="separator:gadfcbf417d1c332c0805bcd3da0e25c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6451c4a59ff24290b5486bc7826b4b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6451c4a59ff24290b5486bc7826b4b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH7</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH7_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaa1e1d102656e58041cb5a99a5dd4dcfa">TAL_DMACPUSEL0_CH7_Pos</a>))</td></tr>
<tr class="separator:gac6451c4a59ff24290b5486bc7826b4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0370e61be98e11df89372599deb71bdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0370e61be98e11df89372599deb71bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0370e61be98e11df89372599deb71bdd">TAL_DMACPUSEL0_CH8_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga0370e61be98e11df89372599deb71bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 8 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga0370e61be98e11df89372599deb71bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6ba78b65f2fbf5ea60bb032d43e2c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c6ba78b65f2fbf5ea60bb032d43e2c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH8_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH8_Pos)</td></tr>
<tr class="separator:ga0c6ba78b65f2fbf5ea60bb032d43e2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f7f8aac0780bae276fdde288eb1a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga047f7f8aac0780bae276fdde288eb1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH8</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH8_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0370e61be98e11df89372599deb71bdd">TAL_DMACPUSEL0_CH8_Pos</a>))</td></tr>
<tr class="separator:ga047f7f8aac0780bae276fdde288eb1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64589eff1f500ba5cbcb784e0545990e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64589eff1f500ba5cbcb784e0545990e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga64589eff1f500ba5cbcb784e0545990e">TAL_DMACPUSEL0_CH9_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga64589eff1f500ba5cbcb784e0545990e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 9 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga64589eff1f500ba5cbcb784e0545990e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe4956c9f048c836fb7af79dc567fb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebe4956c9f048c836fb7af79dc567fb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH9_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH9_Pos)</td></tr>
<tr class="separator:gaebe4956c9f048c836fb7af79dc567fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cf354c3489713cfdbbc69b0cc666bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2cf354c3489713cfdbbc69b0cc666bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH9</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH9_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga64589eff1f500ba5cbcb784e0545990e">TAL_DMACPUSEL0_CH9_Pos</a>))</td></tr>
<tr class="separator:gaa2cf354c3489713cfdbbc69b0cc666bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbca6bb6bad8ed95d6ebe9f4b2c4428"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cbca6bb6bad8ed95d6ebe9f4b2c4428"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2cbca6bb6bad8ed95d6ebe9f4b2c4428">TAL_DMACPUSEL0_CH10_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga2cbca6bb6bad8ed95d6ebe9f4b2c4428"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 10 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga2cbca6bb6bad8ed95d6ebe9f4b2c4428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f64b96580b6e9392db655034d7f42e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f64b96580b6e9392db655034d7f42e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH10_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH10_Pos)</td></tr>
<tr class="separator:ga97f64b96580b6e9392db655034d7f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbc41c516da617be7861fda451323d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcbc41c516da617be7861fda451323d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH10</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH10_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga2cbca6bb6bad8ed95d6ebe9f4b2c4428">TAL_DMACPUSEL0_CH10_Pos</a>))</td></tr>
<tr class="separator:gabcbc41c516da617be7861fda451323d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff92f7168efdf05ed418fd8af704ecc0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff92f7168efdf05ed418fd8af704ecc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaff92f7168efdf05ed418fd8af704ecc0">TAL_DMACPUSEL0_CH11_Pos</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaff92f7168efdf05ed418fd8af704ecc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 11 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaff92f7168efdf05ed418fd8af704ecc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c654ec883611dfa0941744be7b35b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42c654ec883611dfa0941744be7b35b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH11_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH11_Pos)</td></tr>
<tr class="separator:ga42c654ec883611dfa0941744be7b35b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a2e4053b1aee688040f1516d444fd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90a2e4053b1aee688040f1516d444fd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH11</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH11_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaff92f7168efdf05ed418fd8af704ecc0">TAL_DMACPUSEL0_CH11_Pos</a>))</td></tr>
<tr class="separator:ga90a2e4053b1aee688040f1516d444fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4b3e0e6cbb842f4de5988d48d12c61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c4b3e0e6cbb842f4de5988d48d12c61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0c4b3e0e6cbb842f4de5988d48d12c61">TAL_DMACPUSEL0_CH12_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga0c4b3e0e6cbb842f4de5988d48d12c61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 12 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga0c4b3e0e6cbb842f4de5988d48d12c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e46cd93a6516f637d0227866e19ee4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73e46cd93a6516f637d0227866e19ee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH12_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH12_Pos)</td></tr>
<tr class="separator:ga73e46cd93a6516f637d0227866e19ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5d64b385f5c068783f17625171e03f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef5d64b385f5c068783f17625171e03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH12</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH12_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0c4b3e0e6cbb842f4de5988d48d12c61">TAL_DMACPUSEL0_CH12_Pos</a>))</td></tr>
<tr class="separator:gaef5d64b385f5c068783f17625171e03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ea94ff3d1020685eedec9aae1bc5b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39ea94ff3d1020685eedec9aae1bc5b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga39ea94ff3d1020685eedec9aae1bc5b0">TAL_DMACPUSEL0_CH13_Pos</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga39ea94ff3d1020685eedec9aae1bc5b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 13 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga39ea94ff3d1020685eedec9aae1bc5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e602657ce9d0810babbf9e92243baf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e602657ce9d0810babbf9e92243baf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH13_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH13_Pos)</td></tr>
<tr class="separator:ga7e602657ce9d0810babbf9e92243baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dca813d8072eeda4df68a5a79b79d5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dca813d8072eeda4df68a5a79b79d5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH13</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH13_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga39ea94ff3d1020685eedec9aae1bc5b0">TAL_DMACPUSEL0_CH13_Pos</a>))</td></tr>
<tr class="separator:ga0dca813d8072eeda4df68a5a79b79d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f5dd501c8f977191de62ea369fed39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7f5dd501c8f977191de62ea369fed39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac7f5dd501c8f977191de62ea369fed39">TAL_DMACPUSEL0_CH14_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:gac7f5dd501c8f977191de62ea369fed39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 14 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gac7f5dd501c8f977191de62ea369fed39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc8323eb00bf58fced03b9e32da8214"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bc8323eb00bf58fced03b9e32da8214"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH14_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH14_Pos)</td></tr>
<tr class="separator:ga2bc8323eb00bf58fced03b9e32da8214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54401abf89f7995885a9b02dddf59d12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54401abf89f7995885a9b02dddf59d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH14</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH14_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac7f5dd501c8f977191de62ea369fed39">TAL_DMACPUSEL0_CH14_Pos</a>))</td></tr>
<tr class="separator:ga54401abf89f7995885a9b02dddf59d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4314b5a7e7e7c71b3ab62718a968b7ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4314b5a7e7e7c71b3ab62718a968b7ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4314b5a7e7e7c71b3ab62718a968b7ff">TAL_DMACPUSEL0_CH15_Pos</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga4314b5a7e7e7c71b3ab62718a968b7ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) DMA Channel 15 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga4314b5a7e7e7c71b3ab62718a968b7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b0b368b74a3cfd8bc379b67bbca942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b0b368b74a3cfd8bc379b67bbca942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH15_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_DMACPUSEL0_CH15_Pos)</td></tr>
<tr class="separator:gad1b0b368b74a3cfd8bc379b67bbca942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e9f0a3bf14b9ab82e5b3746563114b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2e9f0a3bf14b9ab82e5b3746563114b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_DMACPUSEL0_CH15</b>(value)&#160;&#160;&#160;(TAL_DMACPUSEL0_CH15_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga4314b5a7e7e7c71b3ab62718a968b7ff">TAL_DMACPUSEL0_CH15_Pos</a>))</td></tr>
<tr class="separator:gac2e9f0a3bf14b9ab82e5b3746563114b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0244cbf6178a5f6e449663643fc15a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0244cbf6178a5f6e449663643fc15a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf0244cbf6178a5f6e449663643fc15a3">TAL_DMACPUSEL0_MASK</a>&#160;&#160;&#160;0x55555555ul</td></tr>
<tr class="memdesc:gaf0244cbf6178a5f6e449663643fc15a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_DMACPUSEL0) MASK Register <br /></td></tr>
<tr class="separator:gaf0244cbf6178a5f6e449663643fc15a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a18bc5a9ca484e11bcf5ba83c5fcd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3a18bc5a9ca484e11bcf5ba83c5fcd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad3a18bc5a9ca484e11bcf5ba83c5fcd1">TAL_EVCPUSEL0_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="memdesc:gad3a18bc5a9ca484e11bcf5ba83c5fcd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0 offset) EVSYS Channel Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:gad3a18bc5a9ca484e11bcf5ba83c5fcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc2ef0be911b1b7060d4feea1e91e0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dc2ef0be911b1b7060d4feea1e91e0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2dc2ef0be911b1b7060d4feea1e91e0b">TAL_EVCPUSEL0_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:ga2dc2ef0be911b1b7060d4feea1e91e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0 reset_value) EVSYS Channel Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:ga2dc2ef0be911b1b7060d4feea1e91e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4701843a7727bea7efd5199d177e115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4701843a7727bea7efd5199d177e115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gab4701843a7727bea7efd5199d177e115">TAL_EVCPUSEL0_CH0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab4701843a7727bea7efd5199d177e115"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 0 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gab4701843a7727bea7efd5199d177e115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884a5947c9d165ac2c9fcedfa238d549"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga884a5947c9d165ac2c9fcedfa238d549"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH0_Pos)</td></tr>
<tr class="separator:ga884a5947c9d165ac2c9fcedfa238d549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f6159ce70f4fa7bf15a9bd89715a19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48f6159ce70f4fa7bf15a9bd89715a19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH0</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gab4701843a7727bea7efd5199d177e115">TAL_EVCPUSEL0_CH0_Pos</a>))</td></tr>
<tr class="separator:ga48f6159ce70f4fa7bf15a9bd89715a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce38fd8ecfd46bdbdd12ef79f7bca49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ce38fd8ecfd46bdbdd12ef79f7bca49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8ce38fd8ecfd46bdbdd12ef79f7bca49">TAL_EVCPUSEL0_CH1_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8ce38fd8ecfd46bdbdd12ef79f7bca49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 1 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga8ce38fd8ecfd46bdbdd12ef79f7bca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480c1e3381a7967761703d2ae7920607"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga480c1e3381a7967761703d2ae7920607"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH1_Pos)</td></tr>
<tr class="separator:ga480c1e3381a7967761703d2ae7920607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef4e96c1f6f76c42c58479d3bdaf244"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ef4e96c1f6f76c42c58479d3bdaf244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH1</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8ce38fd8ecfd46bdbdd12ef79f7bca49">TAL_EVCPUSEL0_CH1_Pos</a>))</td></tr>
<tr class="separator:ga4ef4e96c1f6f76c42c58479d3bdaf244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56b37a9e7ba1ad37d9f541b27af47c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf56b37a9e7ba1ad37d9f541b27af47c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf56b37a9e7ba1ad37d9f541b27af47c8">TAL_EVCPUSEL0_CH2_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaf56b37a9e7ba1ad37d9f541b27af47c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 2 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaf56b37a9e7ba1ad37d9f541b27af47c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1142c3eb30d9653c2faabb8625f2188f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1142c3eb30d9653c2faabb8625f2188f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH2_Pos)</td></tr>
<tr class="separator:ga1142c3eb30d9653c2faabb8625f2188f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b216e94dac26dd0c76aa76e9982e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga899b216e94dac26dd0c76aa76e9982e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH2</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaf56b37a9e7ba1ad37d9f541b27af47c8">TAL_EVCPUSEL0_CH2_Pos</a>))</td></tr>
<tr class="separator:ga899b216e94dac26dd0c76aa76e9982e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60fbda68a92557fb16591254f0c33971"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60fbda68a92557fb16591254f0c33971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga60fbda68a92557fb16591254f0c33971">TAL_EVCPUSEL0_CH3_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga60fbda68a92557fb16591254f0c33971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 3 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga60fbda68a92557fb16591254f0c33971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09caf9cf3f7e81a6efbcef50623c401"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad09caf9cf3f7e81a6efbcef50623c401"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH3_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH3_Pos)</td></tr>
<tr class="separator:gad09caf9cf3f7e81a6efbcef50623c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37875c7bb748a3fd949a596ec8d1b4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf37875c7bb748a3fd949a596ec8d1b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH3</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH3_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga60fbda68a92557fb16591254f0c33971">TAL_EVCPUSEL0_CH3_Pos</a>))</td></tr>
<tr class="separator:gaf37875c7bb748a3fd949a596ec8d1b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68583ceefef14985b7331eb1c2c1e353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68583ceefef14985b7331eb1c2c1e353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga68583ceefef14985b7331eb1c2c1e353">TAL_EVCPUSEL0_CH4_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga68583ceefef14985b7331eb1c2c1e353"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 4 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga68583ceefef14985b7331eb1c2c1e353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e56b9e93347fb2cc09ad2107a0e8ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07e56b9e93347fb2cc09ad2107a0e8ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH4_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH4_Pos)</td></tr>
<tr class="separator:ga07e56b9e93347fb2cc09ad2107a0e8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46af9c3f703eb8a2cb4f759572bb8d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae46af9c3f703eb8a2cb4f759572bb8d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH4</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH4_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga68583ceefef14985b7331eb1c2c1e353">TAL_EVCPUSEL0_CH4_Pos</a>))</td></tr>
<tr class="separator:gae46af9c3f703eb8a2cb4f759572bb8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5cdfd91f056354e80a40dd0e6b8377"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c5cdfd91f056354e80a40dd0e6b8377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8c5cdfd91f056354e80a40dd0e6b8377">TAL_EVCPUSEL0_CH5_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga8c5cdfd91f056354e80a40dd0e6b8377"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 5 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga8c5cdfd91f056354e80a40dd0e6b8377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2669a01f60fdc4efe8407fff45943b0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2669a01f60fdc4efe8407fff45943b0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH5_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH5_Pos)</td></tr>
<tr class="separator:ga2669a01f60fdc4efe8407fff45943b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711655e4b2217ce3cca93fb85f9a0ec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga711655e4b2217ce3cca93fb85f9a0ec4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH5</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH5_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8c5cdfd91f056354e80a40dd0e6b8377">TAL_EVCPUSEL0_CH5_Pos</a>))</td></tr>
<tr class="separator:ga711655e4b2217ce3cca93fb85f9a0ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ea00b54043fbb66325a0e72d95e509"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2ea00b54043fbb66325a0e72d95e509"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa2ea00b54043fbb66325a0e72d95e509">TAL_EVCPUSEL0_CH6_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaa2ea00b54043fbb66325a0e72d95e509"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 6 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaa2ea00b54043fbb66325a0e72d95e509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac0be5d69c9218c11e15e1662644442"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafac0be5d69c9218c11e15e1662644442"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH6_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH6_Pos)</td></tr>
<tr class="separator:gafac0be5d69c9218c11e15e1662644442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779f98af07dda794ab9db85780e32279"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga779f98af07dda794ab9db85780e32279"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH6</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH6_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaa2ea00b54043fbb66325a0e72d95e509">TAL_EVCPUSEL0_CH6_Pos</a>))</td></tr>
<tr class="separator:ga779f98af07dda794ab9db85780e32279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e24178be05538a992541df8689e800"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10e24178be05538a992541df8689e800"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga10e24178be05538a992541df8689e800">TAL_EVCPUSEL0_CH7_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga10e24178be05538a992541df8689e800"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 7 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga10e24178be05538a992541df8689e800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ba9fcd4548be054052681c26341882"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6ba9fcd4548be054052681c26341882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH7_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH7_Pos)</td></tr>
<tr class="separator:gab6ba9fcd4548be054052681c26341882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136b38c7ad362a92acb0fe375b53c7de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga136b38c7ad362a92acb0fe375b53c7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH7</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH7_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga10e24178be05538a992541df8689e800">TAL_EVCPUSEL0_CH7_Pos</a>))</td></tr>
<tr class="separator:ga136b38c7ad362a92acb0fe375b53c7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646064d1b5945df4c3ae3271acfa7f17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga646064d1b5945df4c3ae3271acfa7f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga646064d1b5945df4c3ae3271acfa7f17">TAL_EVCPUSEL0_CH8_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga646064d1b5945df4c3ae3271acfa7f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 8 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga646064d1b5945df4c3ae3271acfa7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56df4a355489a7a542011b4d26634acb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56df4a355489a7a542011b4d26634acb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH8_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH8_Pos)</td></tr>
<tr class="separator:ga56df4a355489a7a542011b4d26634acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9aba88f3090ec861670eda02c6aa7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9aba88f3090ec861670eda02c6aa7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH8</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH8_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga646064d1b5945df4c3ae3271acfa7f17">TAL_EVCPUSEL0_CH8_Pos</a>))</td></tr>
<tr class="separator:gaa9aba88f3090ec861670eda02c6aa7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265332bbe70ab748952a850b1172f21f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga265332bbe70ab748952a850b1172f21f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga265332bbe70ab748952a850b1172f21f">TAL_EVCPUSEL0_CH9_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga265332bbe70ab748952a850b1172f21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 9 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga265332bbe70ab748952a850b1172f21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fba4f489b0f19476f309eba24b8dbb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fba4f489b0f19476f309eba24b8dbb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH9_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH9_Pos)</td></tr>
<tr class="separator:ga9fba4f489b0f19476f309eba24b8dbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e61fa16484a927eb8943aec1daea60f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e61fa16484a927eb8943aec1daea60f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH9</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH9_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga265332bbe70ab748952a850b1172f21f">TAL_EVCPUSEL0_CH9_Pos</a>))</td></tr>
<tr class="separator:ga9e61fa16484a927eb8943aec1daea60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe882dfb8dadefeb38ade0308c39e5f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe882dfb8dadefeb38ade0308c39e5f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafe882dfb8dadefeb38ade0308c39e5f1">TAL_EVCPUSEL0_CH10_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gafe882dfb8dadefeb38ade0308c39e5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 10 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gafe882dfb8dadefeb38ade0308c39e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3603df506238f4a5a8e3b188f489be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c3603df506238f4a5a8e3b188f489be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH10_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH10_Pos)</td></tr>
<tr class="separator:ga7c3603df506238f4a5a8e3b188f489be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c30fce6d036bf5f93eb94e7a3f640a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1c30fce6d036bf5f93eb94e7a3f640a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH10</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH10_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gafe882dfb8dadefeb38ade0308c39e5f1">TAL_EVCPUSEL0_CH10_Pos</a>))</td></tr>
<tr class="separator:gaf1c30fce6d036bf5f93eb94e7a3f640a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadd86141100444de84f47e5baa20c07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafadd86141100444de84f47e5baa20c07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafadd86141100444de84f47e5baa20c07">TAL_EVCPUSEL0_CH11_Pos</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gafadd86141100444de84f47e5baa20c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) Event Channel 11 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gafadd86141100444de84f47e5baa20c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f0acf61fae0dc8e684fbf7f7f42b08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85f0acf61fae0dc8e684fbf7f7f42b08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH11_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EVCPUSEL0_CH11_Pos)</td></tr>
<tr class="separator:ga85f0acf61fae0dc8e684fbf7f7f42b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e82fe88871e5a1ffd5ff06f4b6c7ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e82fe88871e5a1ffd5ff06f4b6c7ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EVCPUSEL0_CH11</b>(value)&#160;&#160;&#160;(TAL_EVCPUSEL0_CH11_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gafadd86141100444de84f47e5baa20c07">TAL_EVCPUSEL0_CH11_Pos</a>))</td></tr>
<tr class="separator:ga59e82fe88871e5a1ffd5ff06f4b6c7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e4a7b41973eb3fd88a0a690b373c25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19e4a7b41973eb3fd88a0a690b373c25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga19e4a7b41973eb3fd88a0a690b373c25">TAL_EVCPUSEL0_MASK</a>&#160;&#160;&#160;0x00555555ul</td></tr>
<tr class="memdesc:ga19e4a7b41973eb3fd88a0a690b373c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EVCPUSEL0) MASK Register <br /></td></tr>
<tr class="separator:ga19e4a7b41973eb3fd88a0a690b373c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1d86bf7eb80723aa21808086254d5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b1d86bf7eb80723aa21808086254d5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga3b1d86bf7eb80723aa21808086254d5e">TAL_EICCPUSEL0_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:ga3b1d86bf7eb80723aa21808086254d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0 offset) EIC External Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:ga3b1d86bf7eb80723aa21808086254d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0367f1b6814f9e2a054d7a385ee83b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf0367f1b6814f9e2a054d7a385ee83b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gacf0367f1b6814f9e2a054d7a385ee83b">TAL_EICCPUSEL0_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:gacf0367f1b6814f9e2a054d7a385ee83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0 reset_value) EIC External Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:gacf0367f1b6814f9e2a054d7a385ee83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab485ed3f050adcd39b05d925097f5c96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab485ed3f050adcd39b05d925097f5c96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gab485ed3f050adcd39b05d925097f5c96">TAL_EICCPUSEL0_EXTINT0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab485ed3f050adcd39b05d925097f5c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 0 CPU Select <br /></td></tr>
<tr class="separator:gab485ed3f050adcd39b05d925097f5c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32eecd337c215691374aadcdf717d637"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32eecd337c215691374aadcdf717d637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT0_Pos)</td></tr>
<tr class="separator:ga32eecd337c215691374aadcdf717d637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f041622699f0fb01d9fbc76b393dd15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f041622699f0fb01d9fbc76b393dd15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT0</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gab485ed3f050adcd39b05d925097f5c96">TAL_EICCPUSEL0_EXTINT0_Pos</a>))</td></tr>
<tr class="separator:ga1f041622699f0fb01d9fbc76b393dd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90054cb275e9a883e0d4a4b7c58c68f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa90054cb275e9a883e0d4a4b7c58c68f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa90054cb275e9a883e0d4a4b7c58c68f">TAL_EICCPUSEL0_EXTINT1_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa90054cb275e9a883e0d4a4b7c58c68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 1 CPU Select <br /></td></tr>
<tr class="separator:gaa90054cb275e9a883e0d4a4b7c58c68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302cdc071fe8cd4afde6fe2cb76ad43a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga302cdc071fe8cd4afde6fe2cb76ad43a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT1_Pos)</td></tr>
<tr class="separator:ga302cdc071fe8cd4afde6fe2cb76ad43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d69fa54298fa6dd5874bde444f8b6aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d69fa54298fa6dd5874bde444f8b6aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT1</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaa90054cb275e9a883e0d4a4b7c58c68f">TAL_EICCPUSEL0_EXTINT1_Pos</a>))</td></tr>
<tr class="separator:ga0d69fa54298fa6dd5874bde444f8b6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc96e29420d608f7b4e758e04f7ae07b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc96e29420d608f7b4e758e04f7ae07b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gabc96e29420d608f7b4e758e04f7ae07b">TAL_EICCPUSEL0_EXTINT2_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gabc96e29420d608f7b4e758e04f7ae07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 2 CPU Select <br /></td></tr>
<tr class="separator:gabc96e29420d608f7b4e758e04f7ae07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9314a6017f389aec639009f56ce87122"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9314a6017f389aec639009f56ce87122"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT2_Pos)</td></tr>
<tr class="separator:ga9314a6017f389aec639009f56ce87122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680cefd54ff3db8e4bd93555b8831d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8680cefd54ff3db8e4bd93555b8831d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT2</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gabc96e29420d608f7b4e758e04f7ae07b">TAL_EICCPUSEL0_EXTINT2_Pos</a>))</td></tr>
<tr class="separator:ga8680cefd54ff3db8e4bd93555b8831d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed627fcd284d7fbcd38f9313538187f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ed627fcd284d7fbcd38f9313538187f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1ed627fcd284d7fbcd38f9313538187f">TAL_EICCPUSEL0_EXTINT3_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1ed627fcd284d7fbcd38f9313538187f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 3 CPU Select <br /></td></tr>
<tr class="separator:ga1ed627fcd284d7fbcd38f9313538187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7df2ac62fd37089914e8bdea887617"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a7df2ac62fd37089914e8bdea887617"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT3_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT3_Pos)</td></tr>
<tr class="separator:ga7a7df2ac62fd37089914e8bdea887617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa323e7690760c2a51963f821a42a32f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa323e7690760c2a51963f821a42a32f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT3</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT3_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga1ed627fcd284d7fbcd38f9313538187f">TAL_EICCPUSEL0_EXTINT3_Pos</a>))</td></tr>
<tr class="separator:gaa323e7690760c2a51963f821a42a32f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf21e1c2dfcc285c676b41993b40dadd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf21e1c2dfcc285c676b41993b40dadd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gabf21e1c2dfcc285c676b41993b40dadd">TAL_EICCPUSEL0_EXTINT4_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gabf21e1c2dfcc285c676b41993b40dadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 4 CPU Select <br /></td></tr>
<tr class="separator:gabf21e1c2dfcc285c676b41993b40dadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9080df94c0c1a796c89316d313a6b49e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9080df94c0c1a796c89316d313a6b49e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT4_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT4_Pos)</td></tr>
<tr class="separator:ga9080df94c0c1a796c89316d313a6b49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6ce30ffe093c29e71b6a7fa98b4709"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c6ce30ffe093c29e71b6a7fa98b4709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT4</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT4_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gabf21e1c2dfcc285c676b41993b40dadd">TAL_EICCPUSEL0_EXTINT4_Pos</a>))</td></tr>
<tr class="separator:ga6c6ce30ffe093c29e71b6a7fa98b4709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b495a36373e9ca710d53e7a55e7f016"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b495a36373e9ca710d53e7a55e7f016"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9b495a36373e9ca710d53e7a55e7f016">TAL_EICCPUSEL0_EXTINT5_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga9b495a36373e9ca710d53e7a55e7f016"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 5 CPU Select <br /></td></tr>
<tr class="separator:ga9b495a36373e9ca710d53e7a55e7f016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b8d5d4fdfd744dd8d7fe0d73b362a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1b8d5d4fdfd744dd8d7fe0d73b362a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT5_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT5_Pos)</td></tr>
<tr class="separator:gaa1b8d5d4fdfd744dd8d7fe0d73b362a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fbd7d0d232c592ad5cca3b69a79319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7fbd7d0d232c592ad5cca3b69a79319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT5</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT5_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga9b495a36373e9ca710d53e7a55e7f016">TAL_EICCPUSEL0_EXTINT5_Pos</a>))</td></tr>
<tr class="separator:gab7fbd7d0d232c592ad5cca3b69a79319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4147808f1076c1c952d665e7d2cf38ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4147808f1076c1c952d665e7d2cf38ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4147808f1076c1c952d665e7d2cf38ba">TAL_EICCPUSEL0_EXTINT6_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga4147808f1076c1c952d665e7d2cf38ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 6 CPU Select <br /></td></tr>
<tr class="separator:ga4147808f1076c1c952d665e7d2cf38ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09503af22be1918cb2881bb8dfd6a581"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09503af22be1918cb2881bb8dfd6a581"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT6_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT6_Pos)</td></tr>
<tr class="separator:ga09503af22be1918cb2881bb8dfd6a581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5cc0244f7a69eeffc323e74aae656f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade5cc0244f7a69eeffc323e74aae656f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT6</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT6_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga4147808f1076c1c952d665e7d2cf38ba">TAL_EICCPUSEL0_EXTINT6_Pos</a>))</td></tr>
<tr class="separator:gade5cc0244f7a69eeffc323e74aae656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73545373f2e6ca9a1dcb474fb4a9bad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac73545373f2e6ca9a1dcb474fb4a9bad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac73545373f2e6ca9a1dcb474fb4a9bad">TAL_EICCPUSEL0_EXTINT7_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gac73545373f2e6ca9a1dcb474fb4a9bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 7 CPU Select <br /></td></tr>
<tr class="separator:gac73545373f2e6ca9a1dcb474fb4a9bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7653585ed468cd331ccad6d047855249"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7653585ed468cd331ccad6d047855249"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT7_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT7_Pos)</td></tr>
<tr class="separator:ga7653585ed468cd331ccad6d047855249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae451c801ffc0e107f5629359862910ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae451c801ffc0e107f5629359862910ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT7</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT7_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac73545373f2e6ca9a1dcb474fb4a9bad">TAL_EICCPUSEL0_EXTINT7_Pos</a>))</td></tr>
<tr class="separator:gae451c801ffc0e107f5629359862910ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c6cb3b610f550f127422eb2b395cba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72c6cb3b610f550f127422eb2b395cba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga72c6cb3b610f550f127422eb2b395cba">TAL_EICCPUSEL0_EXTINT8_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga72c6cb3b610f550f127422eb2b395cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 8 CPU Select <br /></td></tr>
<tr class="separator:ga72c6cb3b610f550f127422eb2b395cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d8b09f3a45e1e9fa647eb8014c7354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97d8b09f3a45e1e9fa647eb8014c7354"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT8_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT8_Pos)</td></tr>
<tr class="separator:ga97d8b09f3a45e1e9fa647eb8014c7354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64d18d9982c3bcb769f0a6eba8444b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad64d18d9982c3bcb769f0a6eba8444b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT8</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT8_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga72c6cb3b610f550f127422eb2b395cba">TAL_EICCPUSEL0_EXTINT8_Pos</a>))</td></tr>
<tr class="separator:gad64d18d9982c3bcb769f0a6eba8444b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8175f7e92ab4db1d9d18337d2c7877d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8175f7e92ab4db1d9d18337d2c7877d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8175f7e92ab4db1d9d18337d2c7877d4">TAL_EICCPUSEL0_EXTINT9_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga8175f7e92ab4db1d9d18337d2c7877d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 9 CPU Select <br /></td></tr>
<tr class="separator:ga8175f7e92ab4db1d9d18337d2c7877d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0815290fbf76de839e99132658b44366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0815290fbf76de839e99132658b44366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT9_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT9_Pos)</td></tr>
<tr class="separator:ga0815290fbf76de839e99132658b44366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad004bfe515b65b9fbeab525cb2260"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1ad004bfe515b65b9fbeab525cb2260"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT9</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT9_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga8175f7e92ab4db1d9d18337d2c7877d4">TAL_EICCPUSEL0_EXTINT9_Pos</a>))</td></tr>
<tr class="separator:gad1ad004bfe515b65b9fbeab525cb2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cfcce3d11774c0ab11012f2d999b3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70cfcce3d11774c0ab11012f2d999b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga70cfcce3d11774c0ab11012f2d999b3b">TAL_EICCPUSEL0_EXTINT10_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga70cfcce3d11774c0ab11012f2d999b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 10 CPU Select <br /></td></tr>
<tr class="separator:ga70cfcce3d11774c0ab11012f2d999b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dad07bcab4a1fec458543e1e645ae2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dad07bcab4a1fec458543e1e645ae2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT10_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT10_Pos)</td></tr>
<tr class="separator:ga2dad07bcab4a1fec458543e1e645ae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa410493bc27e600c06ea40a42cddac7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa410493bc27e600c06ea40a42cddac7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT10</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT10_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga70cfcce3d11774c0ab11012f2d999b3b">TAL_EICCPUSEL0_EXTINT10_Pos</a>))</td></tr>
<tr class="separator:gaa410493bc27e600c06ea40a42cddac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a308295007cbd0a12cda84afcc9bdfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a308295007cbd0a12cda84afcc9bdfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1a308295007cbd0a12cda84afcc9bdfa">TAL_EICCPUSEL0_EXTINT11_Pos</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga1a308295007cbd0a12cda84afcc9bdfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 11 CPU Select <br /></td></tr>
<tr class="separator:ga1a308295007cbd0a12cda84afcc9bdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe5659e7fb5db0aa3148a15c0838002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fe5659e7fb5db0aa3148a15c0838002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT11_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT11_Pos)</td></tr>
<tr class="separator:ga5fe5659e7fb5db0aa3148a15c0838002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f5a93be9058a45eec060ce126e8168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52f5a93be9058a45eec060ce126e8168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT11</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT11_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga1a308295007cbd0a12cda84afcc9bdfa">TAL_EICCPUSEL0_EXTINT11_Pos</a>))</td></tr>
<tr class="separator:ga52f5a93be9058a45eec060ce126e8168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130a06cbbd3d3dcb5a643f0e5b0a8246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga130a06cbbd3d3dcb5a643f0e5b0a8246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga130a06cbbd3d3dcb5a643f0e5b0a8246">TAL_EICCPUSEL0_EXTINT12_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga130a06cbbd3d3dcb5a643f0e5b0a8246"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 12 CPU Select <br /></td></tr>
<tr class="separator:ga130a06cbbd3d3dcb5a643f0e5b0a8246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9801e733d3d088b3d5533a7080b6be3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9801e733d3d088b3d5533a7080b6be3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT12_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT12_Pos)</td></tr>
<tr class="separator:ga9801e733d3d088b3d5533a7080b6be3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fe4f210be0b85bf36ee8b771d70d05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8fe4f210be0b85bf36ee8b771d70d05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT12</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT12_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga130a06cbbd3d3dcb5a643f0e5b0a8246">TAL_EICCPUSEL0_EXTINT12_Pos</a>))</td></tr>
<tr class="separator:gab8fe4f210be0b85bf36ee8b771d70d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b60896a615729ef8ceb0dc476bd8b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53b60896a615729ef8ceb0dc476bd8b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga53b60896a615729ef8ceb0dc476bd8b2">TAL_EICCPUSEL0_EXTINT13_Pos</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga53b60896a615729ef8ceb0dc476bd8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 13 CPU Select <br /></td></tr>
<tr class="separator:ga53b60896a615729ef8ceb0dc476bd8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efb65f05691704541d29caa7ea4a907"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9efb65f05691704541d29caa7ea4a907"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT13_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT13_Pos)</td></tr>
<tr class="separator:ga9efb65f05691704541d29caa7ea4a907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c71ef573b53a7c4f82a2191aa5750ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c71ef573b53a7c4f82a2191aa5750ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT13</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT13_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga53b60896a615729ef8ceb0dc476bd8b2">TAL_EICCPUSEL0_EXTINT13_Pos</a>))</td></tr>
<tr class="separator:ga7c71ef573b53a7c4f82a2191aa5750ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b56fc4930d13ba261e990990dda9e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4b56fc4930d13ba261e990990dda9e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gae4b56fc4930d13ba261e990990dda9e4">TAL_EICCPUSEL0_EXTINT14_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:gae4b56fc4930d13ba261e990990dda9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 14 CPU Select <br /></td></tr>
<tr class="separator:gae4b56fc4930d13ba261e990990dda9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b921e0aba1d9450d48110bd1814ec90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b921e0aba1d9450d48110bd1814ec90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT14_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT14_Pos)</td></tr>
<tr class="separator:ga9b921e0aba1d9450d48110bd1814ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbd9d1349fc652f933fc00702c57e42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcbd9d1349fc652f933fc00702c57e42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT14</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT14_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gae4b56fc4930d13ba261e990990dda9e4">TAL_EICCPUSEL0_EXTINT14_Pos</a>))</td></tr>
<tr class="separator:gabcbd9d1349fc652f933fc00702c57e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d23d6e7efeac6d37402a6e03226534b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d23d6e7efeac6d37402a6e03226534b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga3d23d6e7efeac6d37402a6e03226534b">TAL_EICCPUSEL0_EXTINT15_Pos</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga3d23d6e7efeac6d37402a6e03226534b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) External Interrupt 15 CPU Select <br /></td></tr>
<tr class="separator:ga3d23d6e7efeac6d37402a6e03226534b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbefd3ae06f30235a55be8c461c741c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fbefd3ae06f30235a55be8c461c741c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT15_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_EICCPUSEL0_EXTINT15_Pos)</td></tr>
<tr class="separator:ga7fbefd3ae06f30235a55be8c461c741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa60020e6c04696bad02a3997d446f6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa60020e6c04696bad02a3997d446f6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_EICCPUSEL0_EXTINT15</b>(value)&#160;&#160;&#160;(TAL_EICCPUSEL0_EXTINT15_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga3d23d6e7efeac6d37402a6e03226534b">TAL_EICCPUSEL0_EXTINT15_Pos</a>))</td></tr>
<tr class="separator:gaaa60020e6c04696bad02a3997d446f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e46fba350cc390fda2c8327527f892"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34e46fba350cc390fda2c8327527f892"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga34e46fba350cc390fda2c8327527f892">TAL_EICCPUSEL0_MASK</a>&#160;&#160;&#160;0x55555555ul</td></tr>
<tr class="memdesc:ga34e46fba350cc390fda2c8327527f892"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_EICCPUSEL0) MASK Register <br /></td></tr>
<tr class="separator:ga34e46fba350cc390fda2c8327527f892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f91f92cf64f968a8a8e854228e52eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07f91f92cf64f968a8a8e854228e52eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga07f91f92cf64f968a8a8e854228e52eb">TAL_INTCPUSEL0_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga07f91f92cf64f968a8a8e854228e52eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0 offset) Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:ga07f91f92cf64f968a8a8e854228e52eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57836013520251b9442c9552b6962692"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57836013520251b9442c9552b6962692"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga57836013520251b9442c9552b6962692">TAL_INTCPUSEL0_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:ga57836013520251b9442c9552b6962692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0 reset_value) Interrupts CPU Select 0 <br /></td></tr>
<tr class="separator:ga57836013520251b9442c9552b6962692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf651f619e5357ce5deb5d1349f0ecb4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf651f619e5357ce5deb5d1349f0ecb4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf651f619e5357ce5deb5d1349f0ecb4e">TAL_INTCPUSEL0_SYSTEM_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf651f619e5357ce5deb5d1349f0ecb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SYSTEM Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaf651f619e5357ce5deb5d1349f0ecb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9cbbaca817b71b2f17915e4221adc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a9cbbaca817b71b2f17915e4221adc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SYSTEM_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SYSTEM_Pos)</td></tr>
<tr class="separator:ga0a9cbbaca817b71b2f17915e4221adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf896b20c43040059fc7b3da3c7bc92b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf896b20c43040059fc7b3da3c7bc92b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SYSTEM</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SYSTEM_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaf651f619e5357ce5deb5d1349f0ecb4e">TAL_INTCPUSEL0_SYSTEM_Pos</a>))</td></tr>
<tr class="separator:gaf896b20c43040059fc7b3da3c7bc92b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c7bbfef2893304112fc175f7ce4af7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56c7bbfef2893304112fc175f7ce4af7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga56c7bbfef2893304112fc175f7ce4af7">TAL_INTCPUSEL0_WDT_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga56c7bbfef2893304112fc175f7ce4af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) WDT Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga56c7bbfef2893304112fc175f7ce4af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005df3438db0408139970f5928d89018"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga005df3438db0408139970f5928d89018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_WDT_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_WDT_Pos)</td></tr>
<tr class="separator:ga005df3438db0408139970f5928d89018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad8ef9dbaea1227ca9924b84f4f41ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ad8ef9dbaea1227ca9924b84f4f41ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_WDT</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_WDT_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga56c7bbfef2893304112fc175f7ce4af7">TAL_INTCPUSEL0_WDT_Pos</a>))</td></tr>
<tr class="separator:ga3ad8ef9dbaea1227ca9924b84f4f41ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b800db846e6c6f837d8411ecbad64b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b800db846e6c6f837d8411ecbad64b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga5b800db846e6c6f837d8411ecbad64b5">TAL_INTCPUSEL0_RTC_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga5b800db846e6c6f837d8411ecbad64b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) RTC Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga5b800db846e6c6f837d8411ecbad64b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7582181f03a12f92613473f2308ae528"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7582181f03a12f92613473f2308ae528"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_RTC_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_RTC_Pos)</td></tr>
<tr class="separator:ga7582181f03a12f92613473f2308ae528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37900df9755fcf9a3778f9ba7b20d56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab37900df9755fcf9a3778f9ba7b20d56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_RTC</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_RTC_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga5b800db846e6c6f837d8411ecbad64b5">TAL_INTCPUSEL0_RTC_Pos</a>))</td></tr>
<tr class="separator:gab37900df9755fcf9a3778f9ba7b20d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc46b3e898e33c2ff8b66c8194f5662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadc46b3e898e33c2ff8b66c8194f5662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaadc46b3e898e33c2ff8b66c8194f5662">TAL_INTCPUSEL0_NVMCTRL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaadc46b3e898e33c2ff8b66c8194f5662"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) NVMCTRL Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaadc46b3e898e33c2ff8b66c8194f5662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc5363957bb0b4227e6d4774c95aa4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fc5363957bb0b4227e6d4774c95aa4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_NVMCTRL_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_NVMCTRL_Pos)</td></tr>
<tr class="separator:ga9fc5363957bb0b4227e6d4774c95aa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53d5e5032d6998e1a218a1c6cc10bf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad53d5e5032d6998e1a218a1c6cc10bf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_NVMCTRL</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_NVMCTRL_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaadc46b3e898e33c2ff8b66c8194f5662">TAL_INTCPUSEL0_NVMCTRL_Pos</a>))</td></tr>
<tr class="separator:gad53d5e5032d6998e1a218a1c6cc10bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1b71330fba3864462ab3b7ec5f07cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace1b71330fba3864462ab3b7ec5f07cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gace1b71330fba3864462ab3b7ec5f07cf">TAL_INTCPUSEL0_USB_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gace1b71330fba3864462ab3b7ec5f07cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) USB Interrupt CPU Select <br /></td></tr>
<tr class="separator:gace1b71330fba3864462ab3b7ec5f07cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7412a6536cc0d4d8210e26a6389551"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee7412a6536cc0d4d8210e26a6389551"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_USB_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_USB_Pos)</td></tr>
<tr class="separator:gaee7412a6536cc0d4d8210e26a6389551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4113f78f43ac2598504d36265150b787"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4113f78f43ac2598504d36265150b787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_USB</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_USB_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gace1b71330fba3864462ab3b7ec5f07cf">TAL_INTCPUSEL0_USB_Pos</a>))</td></tr>
<tr class="separator:ga4113f78f43ac2598504d36265150b787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda29a01b1f115dc9fe9542650fb8973"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabda29a01b1f115dc9fe9542650fb8973"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gabda29a01b1f115dc9fe9542650fb8973">TAL_INTCPUSEL0_SERCOM0_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gabda29a01b1f115dc9fe9542650fb8973"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM0 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gabda29a01b1f115dc9fe9542650fb8973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f46dd362db15e4f443f9c86a2894f43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f46dd362db15e4f443f9c86a2894f43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM0_Pos)</td></tr>
<tr class="separator:ga2f46dd362db15e4f443f9c86a2894f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d365d9fbee628f3a60866830421862c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d365d9fbee628f3a60866830421862c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM0</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gabda29a01b1f115dc9fe9542650fb8973">TAL_INTCPUSEL0_SERCOM0_Pos</a>))</td></tr>
<tr class="separator:ga6d365d9fbee628f3a60866830421862c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4941825d55fe193330d49961b0a4f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b4941825d55fe193330d49961b0a4f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga7b4941825d55fe193330d49961b0a4f9">TAL_INTCPUSEL0_SERCOM1_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga7b4941825d55fe193330d49961b0a4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM1 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga7b4941825d55fe193330d49961b0a4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4697f4734b8633e01851a47d3cbc8fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4697f4734b8633e01851a47d3cbc8fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM1_Pos)</td></tr>
<tr class="separator:gae4697f4734b8633e01851a47d3cbc8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0af810e9ecf9c3c0f91dd07413ddf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb0af810e9ecf9c3c0f91dd07413ddf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM1</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga7b4941825d55fe193330d49961b0a4f9">TAL_INTCPUSEL0_SERCOM1_Pos</a>))</td></tr>
<tr class="separator:gafb0af810e9ecf9c3c0f91dd07413ddf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab940875b11125589ba7a4ee48e0bd5ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab940875b11125589ba7a4ee48e0bd5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gab940875b11125589ba7a4ee48e0bd5ab">TAL_INTCPUSEL0_SERCOM2_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gab940875b11125589ba7a4ee48e0bd5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM2 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gab940875b11125589ba7a4ee48e0bd5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121b6dd1775237a869bfd08e8a4aa53c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga121b6dd1775237a869bfd08e8a4aa53c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM2_Pos)</td></tr>
<tr class="separator:ga121b6dd1775237a869bfd08e8a4aa53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e6efddc354957a40ca88010112a882"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2e6efddc354957a40ca88010112a882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM2</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gab940875b11125589ba7a4ee48e0bd5ab">TAL_INTCPUSEL0_SERCOM2_Pos</a>))</td></tr>
<tr class="separator:gae2e6efddc354957a40ca88010112a882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bc0e60166350e490c914882cb36006"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87bc0e60166350e490c914882cb36006"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga87bc0e60166350e490c914882cb36006">TAL_INTCPUSEL0_SERCOM3_Pos</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga87bc0e60166350e490c914882cb36006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM3 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga87bc0e60166350e490c914882cb36006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8c2285939e1ad8f7850d3bef4f4068"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8c2285939e1ad8f7850d3bef4f4068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM3_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM3_Pos)</td></tr>
<tr class="separator:gadb8c2285939e1ad8f7850d3bef4f4068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6412d2615aa170efe269fb2b2b7091d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6412d2615aa170efe269fb2b2b7091d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM3</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM3_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga87bc0e60166350e490c914882cb36006">TAL_INTCPUSEL0_SERCOM3_Pos</a>))</td></tr>
<tr class="separator:ga6412d2615aa170efe269fb2b2b7091d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bb9bb5ff3cfe744a45b16544247f97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26bb9bb5ff3cfe744a45b16544247f97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga26bb9bb5ff3cfe744a45b16544247f97">TAL_INTCPUSEL0_SERCOM4_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga26bb9bb5ff3cfe744a45b16544247f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM4 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga26bb9bb5ff3cfe744a45b16544247f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e7c658d15b01a29082d7baee597f2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8e7c658d15b01a29082d7baee597f2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM4_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM4_Pos)</td></tr>
<tr class="separator:gaa8e7c658d15b01a29082d7baee597f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5570bc3374bce4d561c17cfa5675b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5570bc3374bce4d561c17cfa5675b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM4</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM4_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga26bb9bb5ff3cfe744a45b16544247f97">TAL_INTCPUSEL0_SERCOM4_Pos</a>))</td></tr>
<tr class="separator:ga2b5570bc3374bce4d561c17cfa5675b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd46ac5de0b2daf0b9d0104593435ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cd46ac5de0b2daf0b9d0104593435ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga4cd46ac5de0b2daf0b9d0104593435ed">TAL_INTCPUSEL0_SERCOM5_Pos</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga4cd46ac5de0b2daf0b9d0104593435ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) SERCOM5 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga4cd46ac5de0b2daf0b9d0104593435ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0be62e76a6b5b5eb567472a9de793ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0be62e76a6b5b5eb567472a9de793ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM5_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_SERCOM5_Pos)</td></tr>
<tr class="separator:gad0be62e76a6b5b5eb567472a9de793ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42417b7093fc6d66ca377d4e40832590"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42417b7093fc6d66ca377d4e40832590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_SERCOM5</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_SERCOM5_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga4cd46ac5de0b2daf0b9d0104593435ed">TAL_INTCPUSEL0_SERCOM5_Pos</a>))</td></tr>
<tr class="separator:ga42417b7093fc6d66ca377d4e40832590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33f479c2347f12318958c6cef976a0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa33f479c2347f12318958c6cef976a0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa33f479c2347f12318958c6cef976a0b">TAL_INTCPUSEL0_TCC0_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:gaa33f479c2347f12318958c6cef976a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) TCC0 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaa33f479c2347f12318958c6cef976a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176b47203095d01f567450cc18f92487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga176b47203095d01f567450cc18f92487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_TCC0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_TCC0_Pos)</td></tr>
<tr class="separator:ga176b47203095d01f567450cc18f92487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b805595b1590394390b80191333742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99b805595b1590394390b80191333742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_TCC0</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_TCC0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaa33f479c2347f12318958c6cef976a0b">TAL_INTCPUSEL0_TCC0_Pos</a>))</td></tr>
<tr class="separator:ga99b805595b1590394390b80191333742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fa0a724a12f0a7be36f0e91d35be8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9fa0a724a12f0a7be36f0e91d35be8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gae9fa0a724a12f0a7be36f0e91d35be8e">TAL_INTCPUSEL0_TCC1_Pos</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:gae9fa0a724a12f0a7be36f0e91d35be8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) TCC1 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gae9fa0a724a12f0a7be36f0e91d35be8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cad319bd534aba4b6c98cdde473d60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8cad319bd534aba4b6c98cdde473d60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_TCC1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL0_TCC1_Pos)</td></tr>
<tr class="separator:gaa8cad319bd534aba4b6c98cdde473d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d92f6995e2e279cdbe4b907e136840e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d92f6995e2e279cdbe4b907e136840e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL0_TCC1</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL0_TCC1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gae9fa0a724a12f0a7be36f0e91d35be8e">TAL_INTCPUSEL0_TCC1_Pos</a>))</td></tr>
<tr class="separator:ga2d92f6995e2e279cdbe4b907e136840e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f30076f78985f22549747fe7a9dd9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29f30076f78985f22549747fe7a9dd9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga29f30076f78985f22549747fe7a9dd9a">TAL_INTCPUSEL0_MASK</a>&#160;&#160;&#160;0x55551115ul</td></tr>
<tr class="memdesc:ga29f30076f78985f22549747fe7a9dd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL0) MASK Register <br /></td></tr>
<tr class="separator:ga29f30076f78985f22549747fe7a9dd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77b9dbce02372f230932f632ddaa41d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa77b9dbce02372f230932f632ddaa41d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa77b9dbce02372f230932f632ddaa41d">TAL_INTCPUSEL1_OFFSET</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:gaa77b9dbce02372f230932f632ddaa41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1 offset) Interrupts CPU Select 1 <br /></td></tr>
<tr class="separator:gaa77b9dbce02372f230932f632ddaa41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054f9d15c38ffc07aca2c17d775b8f21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga054f9d15c38ffc07aca2c17d775b8f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga054f9d15c38ffc07aca2c17d775b8f21">TAL_INTCPUSEL1_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:ga054f9d15c38ffc07aca2c17d775b8f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1 reset_value) Interrupts CPU Select 1 <br /></td></tr>
<tr class="separator:ga054f9d15c38ffc07aca2c17d775b8f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaae7927a323afa5070770fc69b87044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaae7927a323afa5070770fc69b87044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gafaae7927a323afa5070770fc69b87044">TAL_INTCPUSEL1_TCC2_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafaae7927a323afa5070770fc69b87044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TCC2 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gafaae7927a323afa5070770fc69b87044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057ac92bcab042f07561da38bba7b363"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga057ac92bcab042f07561da38bba7b363"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TCC2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TCC2_Pos)</td></tr>
<tr class="separator:ga057ac92bcab042f07561da38bba7b363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6700962c376ddd512aefc1fb6a731a5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6700962c376ddd512aefc1fb6a731a5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TCC2</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TCC2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gafaae7927a323afa5070770fc69b87044">TAL_INTCPUSEL1_TCC2_Pos</a>))</td></tr>
<tr class="separator:ga6700962c376ddd512aefc1fb6a731a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928f5208071d2811db071c2b0c64181b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga928f5208071d2811db071c2b0c64181b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga928f5208071d2811db071c2b0c64181b">TAL_INTCPUSEL1_TC0_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga928f5208071d2811db071c2b0c64181b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TC0 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga928f5208071d2811db071c2b0c64181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35cf2df058156c4067b1e0ca947f8da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab35cf2df058156c4067b1e0ca947f8da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC0_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TC0_Pos)</td></tr>
<tr class="separator:gab35cf2df058156c4067b1e0ca947f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3040b3abaae79df46e47751579595721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3040b3abaae79df46e47751579595721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC0</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TC0_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga928f5208071d2811db071c2b0c64181b">TAL_INTCPUSEL1_TC0_Pos</a>))</td></tr>
<tr class="separator:ga3040b3abaae79df46e47751579595721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84dc57e4de68c55d93536183f96ea56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad84dc57e4de68c55d93536183f96ea56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gad84dc57e4de68c55d93536183f96ea56">TAL_INTCPUSEL1_TC1_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad84dc57e4de68c55d93536183f96ea56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TC1 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gad84dc57e4de68c55d93536183f96ea56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48f278f05d3c95fdb3d3504782027a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae48f278f05d3c95fdb3d3504782027a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC1_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TC1_Pos)</td></tr>
<tr class="separator:gae48f278f05d3c95fdb3d3504782027a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bb38e9cdc28ae26791c1df63867004"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4bb38e9cdc28ae26791c1df63867004"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC1</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TC1_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gad84dc57e4de68c55d93536183f96ea56">TAL_INTCPUSEL1_TC1_Pos</a>))</td></tr>
<tr class="separator:gad4bb38e9cdc28ae26791c1df63867004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d7a1126dbf287f67473b723c5205c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9d7a1126dbf287f67473b723c5205c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac9d7a1126dbf287f67473b723c5205c6">TAL_INTCPUSEL1_TC2_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac9d7a1126dbf287f67473b723c5205c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TC2 Interrupt CPU Select <br /></td></tr>
<tr class="separator:gac9d7a1126dbf287f67473b723c5205c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab101cee12bce2784d17b3bff082410fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab101cee12bce2784d17b3bff082410fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC2_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TC2_Pos)</td></tr>
<tr class="separator:gab101cee12bce2784d17b3bff082410fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09bc5d8138babd3665357a0b0245ac1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf09bc5d8138babd3665357a0b0245ac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC2</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TC2_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac9d7a1126dbf287f67473b723c5205c6">TAL_INTCPUSEL1_TC2_Pos</a>))</td></tr>
<tr class="separator:gaf09bc5d8138babd3665357a0b0245ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de3ba6694022f4ead322fb23e9771ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1de3ba6694022f4ead322fb23e9771ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1de3ba6694022f4ead322fb23e9771ef">TAL_INTCPUSEL1_TC3_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga1de3ba6694022f4ead322fb23e9771ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TC3 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga1de3ba6694022f4ead322fb23e9771ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad638364426da7dfac24eed28d885cb9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad638364426da7dfac24eed28d885cb9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC3_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TC3_Pos)</td></tr>
<tr class="separator:gad638364426da7dfac24eed28d885cb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539d2741de8a50860b0b0dca4b9e4418"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga539d2741de8a50860b0b0dca4b9e4418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC3</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TC3_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga1de3ba6694022f4ead322fb23e9771ef">TAL_INTCPUSEL1_TC3_Pos</a>))</td></tr>
<tr class="separator:ga539d2741de8a50860b0b0dca4b9e4418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425a6efc1066c74524341cb740b39f06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga425a6efc1066c74524341cb740b39f06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga425a6efc1066c74524341cb740b39f06">TAL_INTCPUSEL1_TC4_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga425a6efc1066c74524341cb740b39f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TC4 Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga425a6efc1066c74524341cb740b39f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08de66960fb0f68334c41fb1481919e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08de66960fb0f68334c41fb1481919e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC4_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TC4_Pos)</td></tr>
<tr class="separator:ga08de66960fb0f68334c41fb1481919e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a5657d54a9ff0f585ee8fc3792e643"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3a5657d54a9ff0f585ee8fc3792e643"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TC4</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TC4_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga425a6efc1066c74524341cb740b39f06">TAL_INTCPUSEL1_TC4_Pos</a>))</td></tr>
<tr class="separator:gab3a5657d54a9ff0f585ee8fc3792e643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0106176a48133fc2e54073a17f7ae095"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0106176a48133fc2e54073a17f7ae095"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0106176a48133fc2e54073a17f7ae095">TAL_INTCPUSEL1_ADC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga0106176a48133fc2e54073a17f7ae095"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) ADC Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga0106176a48133fc2e54073a17f7ae095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4154823d126f5aa24c8e4a1d02a311"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f4154823d126f5aa24c8e4a1d02a311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_ADC_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_ADC_Pos)</td></tr>
<tr class="separator:ga9f4154823d126f5aa24c8e4a1d02a311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbd9c861ee5036276686efac2849b5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbbd9c861ee5036276686efac2849b5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_ADC</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_ADC_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0106176a48133fc2e54073a17f7ae095">TAL_INTCPUSEL1_ADC_Pos</a>))</td></tr>
<tr class="separator:gacbbd9c861ee5036276686efac2849b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b11427dc799b52be28434544ac8b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e4b11427dc799b52be28434544ac8b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga6e4b11427dc799b52be28434544ac8b9">TAL_INTCPUSEL1_AC_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga6e4b11427dc799b52be28434544ac8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) AC Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga6e4b11427dc799b52be28434544ac8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8bb4d86920e6785311c2e71f81e460b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8bb4d86920e6785311c2e71f81e460b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_AC_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_AC_Pos)</td></tr>
<tr class="separator:gaf8bb4d86920e6785311c2e71f81e460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf448b5fc760294b80200e0a9ee725b08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf448b5fc760294b80200e0a9ee725b08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_AC</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_AC_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga6e4b11427dc799b52be28434544ac8b9">TAL_INTCPUSEL1_AC_Pos</a>))</td></tr>
<tr class="separator:gaf448b5fc760294b80200e0a9ee725b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb1a7ee270c68a3e13d4c9a3ca9502f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfb1a7ee270c68a3e13d4c9a3ca9502f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gabfb1a7ee270c68a3e13d4c9a3ca9502f">TAL_INTCPUSEL1_DAC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gabfb1a7ee270c68a3e13d4c9a3ca9502f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) DAC Interrupt CPU Select <br /></td></tr>
<tr class="separator:gabfb1a7ee270c68a3e13d4c9a3ca9502f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2877f0794c949a1e7f6f2e9e385e2079"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2877f0794c949a1e7f6f2e9e385e2079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_DAC_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_DAC_Pos)</td></tr>
<tr class="separator:ga2877f0794c949a1e7f6f2e9e385e2079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ae97401c4a68b40631a9a182aa0863"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76ae97401c4a68b40631a9a182aa0863"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_DAC</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_DAC_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gabfb1a7ee270c68a3e13d4c9a3ca9502f">TAL_INTCPUSEL1_DAC_Pos</a>))</td></tr>
<tr class="separator:ga76ae97401c4a68b40631a9a182aa0863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fa1abcdbb81fe05838f1d65e449adf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6fa1abcdbb81fe05838f1d65e449adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaa6fa1abcdbb81fe05838f1d65e449adf">TAL_INTCPUSEL1_PTC_Pos</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa6fa1abcdbb81fe05838f1d65e449adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) PTC Interrupt CPU Select <br /></td></tr>
<tr class="separator:gaa6fa1abcdbb81fe05838f1d65e449adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac15bffa59e07ee4d2b16d4840f32f6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac15bffa59e07ee4d2b16d4840f32f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_PTC_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_PTC_Pos)</td></tr>
<tr class="separator:gaac15bffa59e07ee4d2b16d4840f32f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3fa3a095e69e2a6279d15cf5e28aa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac3fa3a095e69e2a6279d15cf5e28aa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_PTC</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_PTC_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaa6fa1abcdbb81fe05838f1d65e449adf">TAL_INTCPUSEL1_PTC_Pos</a>))</td></tr>
<tr class="separator:gaac3fa3a095e69e2a6279d15cf5e28aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae9a5787d59af3f482a24113d405979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ae9a5787d59af3f482a24113d405979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga1ae9a5787d59af3f482a24113d405979">TAL_INTCPUSEL1_AES_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga1ae9a5787d59af3f482a24113d405979"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) AES Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga1ae9a5787d59af3f482a24113d405979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411ba62ff219148c4c9b0fb9403e7ba0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga411ba62ff219148c4c9b0fb9403e7ba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_AES_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_AES_Pos)</td></tr>
<tr class="separator:ga411ba62ff219148c4c9b0fb9403e7ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67527aaef51695725420f419babc26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d67527aaef51695725420f419babc26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_AES</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_AES_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga1ae9a5787d59af3f482a24113d405979">TAL_INTCPUSEL1_AES_Pos</a>))</td></tr>
<tr class="separator:ga5d67527aaef51695725420f419babc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac159740f515cabecc3263fc79604f1f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac159740f515cabecc3263fc79604f1f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gac159740f515cabecc3263fc79604f1f6">TAL_INTCPUSEL1_TRNG_Pos</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gac159740f515cabecc3263fc79604f1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) TRNG Interrupt CPU Select <br /></td></tr>
<tr class="separator:gac159740f515cabecc3263fc79604f1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ee28e738cb2876599b95180360ac1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c9ee28e738cb2876599b95180360ac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TRNG_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_TRNG_Pos)</td></tr>
<tr class="separator:ga2c9ee28e738cb2876599b95180360ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4663cdac2cb82326b6071c0bc931f4cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4663cdac2cb82326b6071c0bc931f4cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_TRNG</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_TRNG_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gac159740f515cabecc3263fc79604f1f6">TAL_INTCPUSEL1_TRNG_Pos</a>))</td></tr>
<tr class="separator:ga4663cdac2cb82326b6071c0bc931f4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0416d0be4a8abfc61a3ab2fc45ad4681"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0416d0be4a8abfc61a3ab2fc45ad4681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga0416d0be4a8abfc61a3ab2fc45ad4681">TAL_INTCPUSEL1_PICOP_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga0416d0be4a8abfc61a3ab2fc45ad4681"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) PICOP Interrupt CPU Select <br /></td></tr>
<tr class="separator:ga0416d0be4a8abfc61a3ab2fc45ad4681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8221fcbc28d9988c1c32be8cd4b909a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8221fcbc28d9988c1c32be8cd4b909a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_PICOP_Msk</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_INTCPUSEL1_PICOP_Pos)</td></tr>
<tr class="separator:ga8221fcbc28d9988c1c32be8cd4b909a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b2c456b5436c244b84b07ea6f49d94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9b2c456b5436c244b84b07ea6f49d94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_INTCPUSEL1_PICOP</b>(value)&#160;&#160;&#160;(TAL_INTCPUSEL1_PICOP_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga0416d0be4a8abfc61a3ab2fc45ad4681">TAL_INTCPUSEL1_PICOP_Pos</a>))</td></tr>
<tr class="separator:gaf9b2c456b5436c244b84b07ea6f49d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a85cf38c1577b3d972e6f2687000e90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a85cf38c1577b3d972e6f2687000e90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga8a85cf38c1577b3d972e6f2687000e90">TAL_INTCPUSEL1_MASK</a>&#160;&#160;&#160;0x01555555ul</td></tr>
<tr class="memdesc:ga8a85cf38c1577b3d972e6f2687000e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_INTCPUSEL1) MASK Register <br /></td></tr>
<tr class="separator:ga8a85cf38c1577b3d972e6f2687000e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7ba811179e9030763a8dc88c6c58b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc7ba811179e9030763a8dc88c6c58b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gabc7ba811179e9030763a8dc88c6c58b2">TAL_IRQTRIG_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:gabc7ba811179e9030763a8dc88c6c58b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG offset) Interrupt Trigger <br /></td></tr>
<tr class="separator:gabc7ba811179e9030763a8dc88c6c58b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3b679d0a53072541842ff8c15009c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c3b679d0a53072541842ff8c15009c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga2c3b679d0a53072541842ff8c15009c8">TAL_IRQTRIG_RESETVALUE</a>&#160;&#160;&#160;0x0000ul</td></tr>
<tr class="memdesc:ga2c3b679d0a53072541842ff8c15009c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG reset_value) Interrupt Trigger <br /></td></tr>
<tr class="separator:ga2c3b679d0a53072541842ff8c15009c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9438bc2cfd0b5f7bd8e68c7a25ffa315"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9438bc2cfd0b5f7bd8e68c7a25ffa315"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga9438bc2cfd0b5f7bd8e68c7a25ffa315">TAL_IRQTRIG_ENABLE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9438bc2cfd0b5f7bd8e68c7a25ffa315"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG) Trigger Enable <br /></td></tr>
<tr class="separator:ga9438bc2cfd0b5f7bd8e68c7a25ffa315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf133ee92909a7e0b075973fa7b409558"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf133ee92909a7e0b075973fa7b409558"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_IRQTRIG_ENABLE</b>&#160;&#160;&#160;(0x1ul &lt;&lt; TAL_IRQTRIG_ENABLE_Pos)</td></tr>
<tr class="separator:gaf133ee92909a7e0b075973fa7b409558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841d1e8848cc24d5f51a365853ff3072"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga841d1e8848cc24d5f51a365853ff3072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga841d1e8848cc24d5f51a365853ff3072">TAL_IRQTRIG_IRQNUM_Pos</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga841d1e8848cc24d5f51a365853ff3072"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG) Interrupt Request Number <br /></td></tr>
<tr class="separator:ga841d1e8848cc24d5f51a365853ff3072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3880da5d6889ebfb1192998ebc3b76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a3880da5d6889ebfb1192998ebc3b76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_IRQTRIG_IRQNUM_Msk</b>&#160;&#160;&#160;(0x1Ful &lt;&lt; TAL_IRQTRIG_IRQNUM_Pos)</td></tr>
<tr class="separator:ga7a3880da5d6889ebfb1192998ebc3b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8803c16ba1405a9b10ab57558d75888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8803c16ba1405a9b10ab57558d75888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_IRQTRIG_IRQNUM</b>(value)&#160;&#160;&#160;(TAL_IRQTRIG_IRQNUM_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga841d1e8848cc24d5f51a365853ff3072">TAL_IRQTRIG_IRQNUM_Pos</a>))</td></tr>
<tr class="separator:gaa8803c16ba1405a9b10ab57558d75888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874e2d339693f13038433f40dafa4b6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga874e2d339693f13038433f40dafa4b6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga874e2d339693f13038433f40dafa4b6a">TAL_IRQTRIG_OVERRIDE_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga874e2d339693f13038433f40dafa4b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG) Interrupt Request Override Value <br /></td></tr>
<tr class="separator:ga874e2d339693f13038433f40dafa4b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2f7834f86ac16e33cfbdaf004cc964"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b2f7834f86ac16e33cfbdaf004cc964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_IRQTRIG_OVERRIDE_Msk</b>&#160;&#160;&#160;(0xFFul &lt;&lt; TAL_IRQTRIG_OVERRIDE_Pos)</td></tr>
<tr class="separator:ga2b2f7834f86ac16e33cfbdaf004cc964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97ea58de1a9fa502bdfc099d1cb2137"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad97ea58de1a9fa502bdfc099d1cb2137"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_IRQTRIG_OVERRIDE</b>(value)&#160;&#160;&#160;(TAL_IRQTRIG_OVERRIDE_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#ga874e2d339693f13038433f40dafa4b6a">TAL_IRQTRIG_OVERRIDE_Pos</a>))</td></tr>
<tr class="separator:gad97ea58de1a9fa502bdfc099d1cb2137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443f9452a93aa1599a6f220f8f9dca59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga443f9452a93aa1599a6f220f8f9dca59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga443f9452a93aa1599a6f220f8f9dca59">TAL_IRQTRIG_MASK</a>&#160;&#160;&#160;0xFF3Ful</td></tr>
<tr class="memdesc:ga443f9452a93aa1599a6f220f8f9dca59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_IRQTRIG) MASK Register <br /></td></tr>
<tr class="separator:ga443f9452a93aa1599a6f220f8f9dca59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe7879678a90241f36885066685b178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbe7879678a90241f36885066685b178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gacbe7879678a90241f36885066685b178">TAL_CPUIRQS_OFFSET</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:gacbe7879678a90241f36885066685b178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CPUIRQS offset) Interrupt Status for CPU n <br /></td></tr>
<tr class="separator:gacbe7879678a90241f36885066685b178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f8c38d22a0c12493b0b6b1f277515e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07f8c38d22a0c12493b0b6b1f277515e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#ga07f8c38d22a0c12493b0b6b1f277515e">TAL_CPUIRQS_RESETVALUE</a>&#160;&#160;&#160;0x00000000ul</td></tr>
<tr class="memdesc:ga07f8c38d22a0c12493b0b6b1f277515e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CPUIRQS reset_value) Interrupt Status for CPU n <br /></td></tr>
<tr class="separator:ga07f8c38d22a0c12493b0b6b1f277515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87240b1fe2176fc30fb8642d9a6e12c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf87240b1fe2176fc30fb8642d9a6e12c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf87240b1fe2176fc30fb8642d9a6e12c">TAL_CPUIRQS_CPUIRQS_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf87240b1fe2176fc30fb8642d9a6e12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CPUIRQS) Interrupt Requests for CPU n <br /></td></tr>
<tr class="separator:gaf87240b1fe2176fc30fb8642d9a6e12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8e1b6a2c9182435e705aa2f0ecb0de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8e1b6a2c9182435e705aa2f0ecb0de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CPUIRQS_CPUIRQS_Msk</b>&#160;&#160;&#160;(0x1FFFFFFFul &lt;&lt; TAL_CPUIRQS_CPUIRQS_Pos)</td></tr>
<tr class="separator:ga3f8e1b6a2c9182435e705aa2f0ecb0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d51852531cabe8a3403d583e9398068"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d51852531cabe8a3403d583e9398068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TAL_CPUIRQS_CPUIRQS</b>(value)&#160;&#160;&#160;(TAL_CPUIRQS_CPUIRQS_Msk &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_l21___t_a_l.html#gaf87240b1fe2176fc30fb8642d9a6e12c">TAL_CPUIRQS_CPUIRQS_Pos</a>))</td></tr>
<tr class="separator:ga6d51852531cabe8a3403d583e9398068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d74610e961232a3cfe10ae4c2e2ff6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2d74610e961232a3cfe10ae4c2e2ff6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_l21___t_a_l.html#gaf2d74610e961232a3cfe10ae4c2e2ff6">TAL_CPUIRQS_MASK</a>&#160;&#160;&#160;0x1FFFFFFFul</td></tr>
<tr class="memdesc:gaf2d74610e961232a3cfe10ae4c2e2ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TAL_CPUIRQS) MASK Register <br /></td></tr>
<tr class="separator:gaf2d74610e961232a3cfe10ae4c2e2ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR TAL </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 7 2017 00:22:46 for L21_AES by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.8
</small></address>
</body>
</html>
