Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Thu Jun  9 17:14:19 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.241        0.000                      0               394205        0.010        0.000                      0               394205        1.166        0.000                       0                129447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.241        0.000                      0               394013        0.010        0.000                      0               394013        1.166        0.000                       0                129447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 3.591        0.000                      0                  192        0.207        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_A6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_B5LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_C5LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_D6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_D5LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_E5LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.081ns (1.722%)  route 4.623ns (98.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.728 - 5.333 ) 
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 0.777ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.702ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.384     2.610    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X12Y199        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.691 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica/Q
                         net (fo=1724, routed)        4.623     7.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/ce_w2c_bufg_place_replica
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     7.728    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y300        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.119     7.847    
                         clock uncertainty           -0.112     7.735    
    SLICE_X18Y300        SRL16E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.555    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_7_V_data_U/obuf_inst/odata_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_15_reg_3980_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.980ns (routing 0.702ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.777ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.980     2.162    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_7_V_data_U/obuf_inst/ap_clk
    SLICE_X57Y455        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_7_V_data_U/obuf_inst/odata_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y455        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.220 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_7_V_data_U/obuf_inst/odata_reg[61]/Q
                         net (fo=2, routed)           0.108     2.328    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_7_TDATA[61]
    SLICE_X55Y454        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_15_reg_3980_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.243     2.469    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X55Y454        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_15_reg_3980_reg[61]/C
                         clock pessimism             -0.213     2.256    
    SLICE_X55Y454        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.318    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_15_reg_3980_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      2.018ns (routing 0.702ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.777ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.018     2.200    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X62Y8          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.258 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.066     2.324    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[12]
    SLICE_X61Y8          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.330     2.556    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X61Y8          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism             -0.274     2.282    
    SLICE_X61Y8          SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.314    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.912ns (routing 0.702ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.777ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.912     2.094    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X58Y88         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[2].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.153 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[2].ff_ai/Q
                         net (fo=1, routed)           0.113     2.266    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[18]
    SLICE_X60Y88         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.207     2.433    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y88         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18]_srl2/CLK
                         clock pessimism             -0.205     2.228    
    SLICE_X60Y88         SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     2.256    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18]_srl2
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.912ns (routing 0.702ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.777ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.912     2.094    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X58Y88         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[3].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.154 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[4].gen_fdre[3].ff_ai/Q
                         net (fo=1, routed)           0.112     2.266    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[19]
    SLICE_X60Y88         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.207     2.433    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y88         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19]_srl2/CLK
                         clock pessimism             -0.205     2.228    
    SLICE_X60Y88         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     2.256    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19]_srl2
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_pp0_iter7_reg_reg[14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.059ns (37.821%)  route 0.097ns (62.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.955ns (routing 0.702ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.777ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.955     2.137    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X59Y349        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y349        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.196 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_reg[14]/Q
                         net (fo=1, routed)           0.097     2.293    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_reg[14]
    SLICE_X60Y348        SRL16E                                       r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_pp0_iter7_reg_reg[14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.213     2.439    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X60Y348        SRL16E                                       r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_pp0_iter7_reg_reg[14]_srl4/CLK
                         clock pessimism             -0.203     2.236    
    SLICE_X60Y348        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     2.283    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/zext_ln907_1_reg_11173_pp0_iter7_reg_reg[14]_srl4
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fram_windowing_U0/p_Val2_3_reg_659_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/mem_reg/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.065%)  route 0.125ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.992ns (routing 0.702ns, distribution 1.290ns)
  Clock Net Delay (Destination): 2.357ns (routing 0.777ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.992     2.174    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fram_windowing_U0/ap_clk
    SLICE_X43Y61         FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fram_windowing_U0/p_Val2_3_reg_659_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.233 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fram_windowing_U0/p_Val2_3_reg_659_reg[6]/Q
                         net (fo=2, routed)           0.125     2.358    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/D[6]
    RAMB36_X4Y12         RAMB36E2                                     r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/mem_reg/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.357     2.583    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.207     2.376    
    RAMB36_X4Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[6])
                                                     -0.028     2.348    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xn_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_Result_23_12_reg_11743_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      2.090ns (routing 0.702ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.777ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.090     2.272    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X79Y343        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_Result_23_12_reg_11743_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y343        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.330 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_Result_23_12_reg_11743_reg[38]/Q
                         net (fo=1, routed)           0.090     2.420    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/Q[38]
    SLICE_X78Y343        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.331     2.557    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/ap_clk
    SLICE_X78Y343        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[38]/C
                         clock pessimism             -0.209     2.348    
    SLICE_X78Y343        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.410    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      2.048ns (routing 0.702ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.777ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.048     2.230    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X71Y19         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.289 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.175     2.464    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[15]
    SLICE_X72Y18         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.364     2.590    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X72Y18         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism             -0.215     2.375    
    SLICE_X72Y18         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.079     2.454    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_13_reg_11758_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/din0_buf1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.060ns (21.661%)  route 0.217ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.947ns (routing 0.702ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.777ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.947     2.129    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X59Y353        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_13_reg_11758_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.189 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_13_reg_11758_reg[44]/Q
                         net (fo=1, routed)           0.217     2.406    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/Q[44]
    SLICE_X67Y348        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/din0_buf1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.313     2.539    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/ap_clk
    SLICE_X67Y348        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/din0_buf1_reg[44]/C
                         clock pessimism             -0.205     2.334    
    SLICE_X67Y348        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.396    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U15/din0_buf1_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.061ns (31.771%)  route 0.131ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      2.034ns (routing 0.702ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.777ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.034     2.216    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X67Y64         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.277 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.131     2.408    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[9]
    SLICE_X69Y65         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.327     2.553    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X69Y65         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism             -0.211     2.342    
    SLICE_X69Y65         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     2.398    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X8Y20  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X8Y20  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X8Y21  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X8Y21  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB36_X7Y10  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB36_X7Y10  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.666       2.124      RAMB18_X8Y27  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.666       2.124      RAMB18_X8Y27  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X8Y20  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB36_X7Y10  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.130ns (8.420%)  route 1.414ns (91.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.695 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.702ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.617     4.049    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y189         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.180     7.695    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y189         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.123     7.818    
                         clock uncertainty           -0.112     7.706    
    SLICE_X7Y189         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.640    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.130ns (8.420%)  route 1.414ns (91.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.695 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.702ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.617     4.049    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y189         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.180     7.695    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y189         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.123     7.818    
                         clock uncertainty           -0.112     7.706    
    SLICE_X7Y189         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.640    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.130ns (8.420%)  route 1.414ns (91.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.695 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.702ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.617     4.049    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y189         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.180     7.695    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y189         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.123     7.818    
                         clock uncertainty           -0.112     7.706    
    SLICE_X7Y189         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.640    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.130ns (8.420%)  route 1.414ns (91.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.695 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.702ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.617     4.049    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y189         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.180     7.695    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y189         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.123     7.818    
                         clock uncertainty           -0.112     7.706    
    SLICE_X7Y189         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.640    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.130ns (8.420%)  route 1.414ns (91.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.695 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.702ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.617     4.049    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y189         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.180     7.695    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y189         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.123     7.818    
                         clock uncertainty           -0.112     7.706    
    SLICE_X7Y189         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.640    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.130ns (8.678%)  route 1.368ns (91.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 7.691 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.702ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.571     4.003    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y190         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.176     7.691    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y190         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.123     7.814    
                         clock uncertainty           -0.112     7.702    
    SLICE_X8Y190         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     7.636    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.130ns (8.678%)  route 1.368ns (91.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 7.691 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.702ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.571     4.003    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y190         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.176     7.691    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y190         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.123     7.814    
                         clock uncertainty           -0.112     7.702    
    SLICE_X8Y190         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     7.636    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.130ns (8.678%)  route 1.368ns (91.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 7.691 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.702ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.571     4.003    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y190         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.176     7.691    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y190         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.123     7.814    
                         clock uncertainty           -0.112     7.702    
    SLICE_X8Y190         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.636    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.130ns (8.678%)  route 1.368ns (91.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 7.691 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.702ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.571     4.003    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y190         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.176     7.691    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y190         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.123     7.814    
                         clock uncertainty           -0.112     7.702    
    SLICE_X8Y190         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.636    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.130ns (8.696%)  route 1.365ns (91.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 7.690 - 5.333 ) 
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.777ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.702ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.279     2.505    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y172        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.585 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.797     3.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y182        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.432 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.568     4.000    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y190         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      2.175     7.690    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y190         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.123     7.813    
                         clock uncertainty           -0.112     7.701    
    SLICE_X8Y190         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.246ns (routing 0.420ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.471ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.246     1.366    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.405 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.074     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y144        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.494 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.561    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.398     1.545    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.171     1.374    
    SLICE_X26Y144        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.354    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.246ns (routing 0.420ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.471ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.246     1.366    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.405 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.074     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y144        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.494 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.561    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.398     1.545    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.171     1.374    
    SLICE_X26Y144        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.354    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.246ns (routing 0.420ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.471ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.246     1.366    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.405 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.074     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y144        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.494 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.561    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.398     1.545    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.171     1.374    
    SLICE_X26Y144        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.354    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.246ns (routing 0.420ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.471ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.246     1.366    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.405 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.074     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y144        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.494 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.561    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.398     1.545    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.171     1.374    
    SLICE_X26Y144        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.354    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.053ns (20.229%)  route 0.209ns (79.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.242ns (routing 0.420ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.471ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.242     1.362    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.401 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.546    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.560 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.064     1.624    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=135551, routed)      1.410     1.557    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.136     1.421    
    SLICE_X25Y154        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.401    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.223    





