// Seed: 1481749712
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input wor   id_2,
    input tri   id_3
);
  tri id_5;
  wor id_6 = id_2;
  assign id_5 = id_0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 ();
  assign id_1[~1] = 1;
  reg id_2;
  always_comb if (1 == 1) id_2 <= id_2;
endmodule
