Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 18 21:53:28 2024
| Host         : freedino-Inspiron-3542 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.469        0.000                      0                 7966        0.064        0.000                      0                 7966        4.020        0.000                       0                  2692  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.469        0.000                      0                 7966        0.064        0.000                      0                 7966        4.020        0.000                       0                  2691  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 6.952ns (77.504%)  route 2.018ns (22.496%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.872     3.166    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X4Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.372 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.374    design_1_i/convolution2D_0/U0/grp_fu_383_p2__0_n_108
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.892 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__1/P[0]
                         net (fo=2, routed)           1.330    10.221    design_1_i/convolution2D_0/U0/grp_fu_383_p2__1_n_107
    SLICE_X96Y78         LUT2 (Prop_lut2_I0_O)        0.124    10.345 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4/O
                         net (fo=1, routed)           0.000    10.345    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4_n_2
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.878 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1_n_2
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1_n_2
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[27]_i_1_n_2
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.449 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.686    12.135    design_1_i/convolution2D_0/U0/grp_fu_383_p2__2[29]
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.594    12.773    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[29]/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X93Y78         FDRE (Setup_fdre_C_D)       -0.243    12.605    design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[29]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 6.871ns (77.734%)  route 1.968ns (22.266%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.872     3.166    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X4Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.372 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.374    design_1_i/convolution2D_0/U0/grp_fu_383_p2__0_n_108
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.892 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__1/P[0]
                         net (fo=2, routed)           1.330    10.221    design_1_i/convolution2D_0/U0/grp_fu_383_p2__1_n_107
    SLICE_X96Y78         LUT2 (Prop_lut2_I0_O)        0.124    10.345 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4/O
                         net (fo=1, routed)           0.000    10.345    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4_n_2
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.878 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1_n_2
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1_n_2
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[27]_i_1_n_2
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.368 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.636    12.005    design_1_i/convolution2D_0/U0/grp_fu_383_p2__2[30]
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.594    12.773    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[30]/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X93Y78         FDRE (Setup_fdre_C_D)       -0.235    12.613    design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[30]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 6.861ns (78.778%)  route 1.848ns (21.222%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_378_p2__0_n_108
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__1/P[0]
                         net (fo=2, routed)           1.188    10.078    design_1_i/convolution2D_0/U0/grp_fu_378_p2__1_n_107
    SLICE_X81Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.202 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4/O
                         net (fo=1, routed)           0.000    10.202    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4_n_2
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1_n_2
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1_n_2
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.980 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.980    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1_n_2
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.215 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.658    11.873    design_1_i/convolution2D_0/U0/grp_fu_378_p2__2[28]
    SLICE_X81Y67         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.537    12.716    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X81Y67         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[28]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X81Y67         FDRE (Setup_fdre_C_D)       -0.233    12.558    design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[28]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 6.505ns (74.852%)  route 2.185ns (25.148%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_348_p2__0_n_108
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__1/P[2]
                         net (fo=2, routed)           1.549    10.439    design_1_i/convolution2D_0/U0/p_1_in__0[19]
    SLICE_X83Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.563 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838[19]_i_2/O
                         net (fo=1, routed)           0.000    10.563    design_1_i/convolution2D_0/U0/tmp_s_reg_838[19]_i_2_n_2
    SLICE_X83Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.964 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[19]_i_1_n_2
    SLICE_X83Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.220 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.634    11.854    design_1_i/convolution2D_0/U0/grp_fu_348_p2__2[22]
    SLICE_X81Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.533    12.712    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X81Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[22]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)       -0.240    12.547    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[22]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 6.597ns (76.069%)  route 2.075ns (23.931%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_348_p2__0_n_108
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__1/P[2]
                         net (fo=2, routed)           1.549    10.439    design_1_i/convolution2D_0/U0/p_1_in__0[19]
    SLICE_X83Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.563 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838[19]_i_2/O
                         net (fo=1, routed)           0.000    10.563    design_1_i/convolution2D_0/U0/tmp_s_reg_838[19]_i_2_n_2
    SLICE_X83Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.964 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[19]_i_1_n_2
    SLICE_X83Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.312 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.524    11.836    design_1_i/convolution2D_0/U0/grp_fu_348_p2__2[21]
    SLICE_X81Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.533    12.712    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X81Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[21]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)       -0.226    12.561    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[21]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 6.730ns (77.336%)  route 1.972ns (22.664%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.872     3.166    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X4Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.372 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.374    design_1_i/convolution2D_0/U0/grp_fu_383_p2__0_n_108
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.892 r  design_1_i/convolution2D_0/U0/grp_fu_383_p2__1/P[0]
                         net (fo=2, routed)           1.330    10.221    design_1_i/convolution2D_0/U0/grp_fu_383_p2__1_n_107
    SLICE_X96Y78         LUT2 (Prop_lut2_I0_O)        0.124    10.345 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4/O
                         net (fo=1, routed)           0.000    10.345    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943[19]_i_4_n_2
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.878 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[19]_i_1_n_2
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[23]_i_1_n_2
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.227 r  design_1_i/convolution2D_0/U0/tmp_1_1_2_1_reg_943_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.641    11.868    design_1_i/convolution2D_0/U0/grp_fu_383_p2__2[24]
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.594    12.773    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X93Y78         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[24]/C
                         clock pessimism              0.229    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X93Y78         FDRE (Setup_fdre_C_D)       -0.252    12.596    design_1_i/convolution2D_0/U0/tmp_1_2_2_1_reg_1033_reg[24]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 6.841ns (79.063%)  route 1.812ns (20.937%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_378_p2__0_n_108
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__1/P[0]
                         net (fo=2, routed)           1.188    10.078    design_1_i/convolution2D_0/U0/grp_fu_378_p2__1_n_107
    SLICE_X81Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.202 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4/O
                         net (fo=1, routed)           0.000    10.202    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4_n_2
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1_n_2
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1_n_2
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.195 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.621    11.816    design_1_i/convolution2D_0/U0/grp_fu_378_p2__2[27]
    SLICE_X80Y64         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.540    12.719    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[27]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X80Y64         FDRE (Setup_fdre_C_D)       -0.249    12.545    design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[27]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 6.974ns (80.423%)  route 1.698ns (19.577%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_378_p2__0_n_108
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__1/P[0]
                         net (fo=2, routed)           1.188    10.078    design_1_i/convolution2D_0/U0/grp_fu_378_p2__1_n_107
    SLICE_X81Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.202 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4/O
                         net (fo=1, routed)           0.000    10.202    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4_n_2
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1_n_2
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1_n_2
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.980 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.980    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1_n_2
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.328 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.507    11.835    design_1_i/convolution2D_0/U0/grp_fu_378_p2__2[29]
    SLICE_X81Y67         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.537    12.716    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X81Y67         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[29]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X81Y67         FDRE (Setup_fdre_C_D)       -0.226    12.565    design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[29]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 6.598ns (76.070%)  route 2.076ns (23.930%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y35          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_348_p2__0_n_108
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_348_p2__1/P[6]
                         net (fo=2, routed)           1.682    10.572    design_1_i/convolution2D_0/U0/p_1_in__0[23]
    SLICE_X83Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.696 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838[23]_i_2/O
                         net (fo=1, routed)           0.000    10.696    design_1_i/convolution2D_0/U0/tmp_s_reg_838[23]_i_2_n_2
    SLICE_X83Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.097 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.106    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[23]_i_1_n_2
    SLICE_X83Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.220 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[27]_i_1_n_2
    SLICE_X83Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.455 r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.382    11.837    design_1_i/convolution2D_0/U0/grp_fu_348_p2__2[28]
    SLICE_X82Y76         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.531    12.710    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X82Y76         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[28]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)       -0.206    12.579    design_1_i/convolution2D_0/U0/tmp_s_reg_838_reg[28]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 6.955ns (80.283%)  route 1.708ns (19.717%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.870     3.164    design_1_i/convolution2D_0/U0/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.370 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.372    design_1_i/convolution2D_0/U0/grp_fu_378_p2__0_n_108
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.890 r  design_1_i/convolution2D_0/U0/grp_fu_378_p2__1/P[0]
                         net (fo=2, routed)           1.188    10.078    design_1_i/convolution2D_0/U0/grp_fu_378_p2__1_n_107
    SLICE_X81Y62         LUT2 (Prop_lut2_I0_O)        0.124    10.202 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4/O
                         net (fo=1, routed)           0.000    10.202    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933[19]_i_4_n_2
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[19]_i_1_n_2
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[23]_i_1_n_2
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.980 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.980    design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[27]_i_1_n_2
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.309 r  design_1_i/convolution2D_0/U0/tmp_1_0_2_2_reg_933_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.518    11.827    design_1_i/convolution2D_0/U0/grp_fu_378_p2__2[31]
    SLICE_X81Y66         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        1.538    12.717    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X81Y66         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[31]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X81Y66         FDRE (Setup_fdre_C_D)       -0.222    12.570    design_1_i/convolution2D_0/U0/tmp_1_1_2_2_reg_1028_reg[31]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.392%)  route 0.174ns (57.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp17_reg_963_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.250ns (54.658%)  route 0.207ns (45.342%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.543     0.879    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X44Y74         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp17_reg_963_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/convolution2D_0/U0/tmp17_reg_963_reg[19]/Q
                         net (fo=2, routed)           0.207     1.227    design_1_i/convolution2D_0/U0/tmp17_reg_963[19]
    SLICE_X50Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.272 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[19]_i_6/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[19]_i_6_n_2
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.336 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.336    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[19]
    SLICE_X50Y74         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.804     1.170    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[19]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.134     1.269    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.250ns (53.281%)  route 0.219ns (46.719%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.545     0.881    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[11]/Q
                         net (fo=2, routed)           0.219     1.241    design_1_i/convolution2D_0/U0/tmp18_reg_1048[11]
    SLICE_X50Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.286 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[11]_i_6/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[11]_i_6_n_2
    SLICE_X50Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.350 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.350    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[11]
    SLICE_X50Y72         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.807     1.173    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[11]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.134     1.272    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.250ns (53.117%)  route 0.221ns (46.883%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.542     0.878    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[27]/Q
                         net (fo=2, routed)           0.221     1.239    design_1_i/convolution2D_0/U0/tmp18_reg_1048[27]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.284 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[27]_i_6/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[27]_i_6_n_2
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.348 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[27]
    SLICE_X50Y76         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.805     1.171    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[27]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.134     1.270    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.250ns (53.117%)  route 0.221ns (46.883%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.547     0.883    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[3]/Q
                         net (fo=2, routed)           0.221     1.244    design_1_i/convolution2D_0/U0/tmp18_reg_1048[3]
    SLICE_X50Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[3]_i_5/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[3]_i_5_n_2
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.353 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.353    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[3]
    SLICE_X50Y70         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.809     1.175    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y70         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     1.274    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.250ns (53.117%)  route 0.221ns (46.883%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.546     0.882    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X49Y70         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[7]/Q
                         net (fo=2, routed)           0.221     1.243    design_1_i/convolution2D_0/U0/tmp18_reg_1048[7]
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.288 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[7]_i_6/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[7]_i_6_n_2
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.352 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.352    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[7]
    SLICE_X50Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.808     1.174    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[7]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.134     1.273    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.250ns (53.117%)  route 0.221ns (46.883%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.545     0.881    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/convolution2D_0/U0/tmp18_reg_1048_reg[15]/Q
                         net (fo=2, routed)           0.221     1.242    design_1_i/convolution2D_0/U0/tmp18_reg_1048[15]
    SLICE_X50Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.287 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[15]_i_6/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064[15]_i_6_n_2
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.351 r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.351    design_1_i/convolution2D_0/U0/sum_2_2_2_2_fu_698_p2[15]
    SLICE_X50Y73         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.805     1.171    design_1_i/convolution2D_0/U0/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[15]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.134     1.270    design_1_i/convolution2D_0/U0/sum_2_2_2_2_reg_1064_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.170%)  route 0.228ns (61.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.228     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.169     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2691, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   design_1_i/convolution2D_0/U0/tmp_1_2_2_fu_548_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y27   design_1_i/convolution2D_0/U0/tmp_1_0_1_1_reg_968_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34   design_1_i/convolution2D_0/U0/tmp_1_2_1_reg_913_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/convolution2D_0/U0/grp_fu_373_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30   design_1_i/convolution2D_0/U0/tmp_1_2_1_2_reg_953_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y37   design_1_i/convolution2D_0/U0/tmp_1_2_reg_868_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y39   design_1_i/convolution2D_0/U0/grp_fu_358_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23   design_1_i/convolution2D_0/U0/tmp_1_0_0_1_reg_883_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y31   design_1_i/convolution2D_0/U0/tmp_1_2_2_2_fu_577_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   design_1_i/convolution2D_0/U0/reg_393_reg__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



