Classic Timing Analyzer report for clockdivider
Thu Nov 15 23:21:34 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.047 ns                                       ; rst           ; out_clk~reg0  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.200 ns                                      ; en~reg0       ; en            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.159 ns                                       ; clk           ; P1            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.314 ns                                       ; rst           ; out_clk1~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out_clk1~reg0 ; out_clk1~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out_clk~reg0  ; out_clk~reg0  ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out_clk1~reg0 ; out_clk1~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 0.047 ns   ; rst  ; out_clk~reg0  ; clk      ;
; N/A   ; None         ; -3.066 ns  ; rst  ; out_clk1~reg0 ; clk      ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 14.200 ns  ; en~reg0       ; en       ; clk        ;
; N/A   ; None         ; 13.380 ns  ; en~reg0       ; P1       ; clk        ;
; N/A   ; None         ; 13.284 ns  ; en~reg0       ; P4       ; clk        ;
; N/A   ; None         ; 11.847 ns  ; en~reg0       ; P2       ; clk        ;
; N/A   ; None         ; 11.546 ns  ; en~reg0       ; P3       ; clk        ;
; N/A   ; None         ; 11.532 ns  ; en~reg0       ; P23      ; clk        ;
; N/A   ; None         ; 11.436 ns  ; out_clk1~reg0 ; out_clk1 ; clk        ;
; N/A   ; None         ; 10.595 ns  ; out_clk~reg0  ; P1       ; clk        ;
; N/A   ; None         ; 10.426 ns  ; out_clk~reg0  ; P4       ; clk        ;
; N/A   ; None         ; 9.053 ns   ; out_clk~reg0  ; P2       ; clk        ;
; N/A   ; None         ; 8.746 ns   ; out_clk~reg0  ; P23      ; clk        ;
; N/A   ; None         ; 8.681 ns   ; out_clk~reg0  ; P3       ; clk        ;
; N/A   ; None         ; 7.906 ns   ; out_clk~reg0  ; out_clk  ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 9.159 ns        ; clk  ; P1  ;
; N/A   ; None              ; 9.057 ns        ; clk  ; P4  ;
; N/A   ; None              ; 7.619 ns        ; clk  ; P2  ;
; N/A   ; None              ; 7.320 ns        ; clk  ; P3  ;
; N/A   ; None              ; 7.306 ns        ; clk  ; P23 ;
+-------+-------------------+-----------------+------+-----+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; 3.314 ns  ; rst  ; out_clk1~reg0 ; clk      ;
; N/A           ; None        ; 0.201 ns  ; rst  ; out_clk~reg0  ; clk      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 15 23:21:32 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clockdivider -c clockdivider --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "out_clk~reg0" as buffer
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "out_clk~reg0" and destination register "out_clk~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X35_Y1_N22; Fanout = 1; COMB Node = 'out_clk~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
            Info: Total cell delay = 0.454 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.875 ns
                Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
                Info: 2: + IC(2.257 ns) + CELL(0.602 ns) = 3.875 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
                Info: Total cell delay = 1.618 ns ( 41.75 % )
                Info: Total interconnect delay = 2.257 ns ( 58.25 % )
            Info: - Longest clock path from clock "clk" to source register is 3.875 ns
                Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
                Info: 2: + IC(2.257 ns) + CELL(0.602 ns) = 3.875 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
                Info: Total cell delay = 1.618 ns ( 41.75 % )
                Info: Total interconnect delay = 2.257 ns ( 58.25 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "out_clk~reg0" (data pin = "rst", clock pin = "clk") is 0.047 ns
    Info: + Longest pin to register delay is 3.960 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'rst'
        Info: 2: + IC(2.671 ns) + CELL(0.177 ns) = 3.864 ns; Loc. = LCCOMB_X35_Y1_N22; Fanout = 1; COMB Node = 'out_clk~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.960 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
        Info: Total cell delay = 1.289 ns ( 32.55 % )
        Info: Total interconnect delay = 2.671 ns ( 67.45 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.875 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(2.257 ns) + CELL(0.602 ns) = 3.875 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
        Info: Total cell delay = 1.618 ns ( 41.75 % )
        Info: Total interconnect delay = 2.257 ns ( 58.25 % )
Info: tco from clock "clk" to destination pin "en" through register "en~reg0" is 14.200 ns
    Info: + Longest clock path from clock "clk" to source register is 6.989 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(2.257 ns) + CELL(0.879 ns) = 4.152 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
        Info: 3: + IC(1.143 ns) + CELL(0.000 ns) = 5.295 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'out_clk~reg0clkctrl'
        Info: 4: + IC(1.092 ns) + CELL(0.602 ns) = 6.989 ns; Loc. = LCFF_X35_Y1_N3; Fanout = 6; REG Node = 'en~reg0'
        Info: Total cell delay = 2.497 ns ( 35.73 % )
        Info: Total interconnect delay = 4.492 ns ( 64.27 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y1_N3; Fanout = 6; REG Node = 'en~reg0'
        Info: 2: + IC(3.918 ns) + CELL(3.016 ns) = 6.934 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'en'
        Info: Total cell delay = 3.016 ns ( 43.50 % )
        Info: Total interconnect delay = 3.918 ns ( 56.50 % )
Info: Longest tpd from source pin "clk" to destination pin "P1" is 9.159 ns
    Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
    Info: 2: + IC(2.289 ns) + CELL(0.322 ns) = 3.627 ns; Loc. = LCCOMB_X35_Y1_N0; Fanout = 1; COMB Node = 'P1~0'
    Info: 3: + IC(2.682 ns) + CELL(2.850 ns) = 9.159 ns; Loc. = PIN_AC23; Fanout = 0; PIN Node = 'P1'
    Info: Total cell delay = 4.188 ns ( 45.73 % )
    Info: Total interconnect delay = 4.971 ns ( 54.27 % )
Info: th for register "out_clk1~reg0" (data pin = "rst", clock pin = "clk") is 3.314 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.989 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(2.257 ns) + CELL(0.879 ns) = 4.152 ns; Loc. = LCFF_X35_Y1_N23; Fanout = 8; REG Node = 'out_clk~reg0'
        Info: 3: + IC(1.143 ns) + CELL(0.000 ns) = 5.295 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'out_clk~reg0clkctrl'
        Info: 4: + IC(1.092 ns) + CELL(0.602 ns) = 6.989 ns; Loc. = LCFF_X35_Y1_N17; Fanout = 2; REG Node = 'out_clk1~reg0'
        Info: Total cell delay = 2.497 ns ( 35.73 % )
        Info: Total interconnect delay = 4.492 ns ( 64.27 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.961 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'rst'
        Info: 2: + IC(2.671 ns) + CELL(0.178 ns) = 3.865 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; COMB Node = 'out_clk1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.961 ns; Loc. = LCFF_X35_Y1_N17; Fanout = 2; REG Node = 'out_clk1~reg0'
        Info: Total cell delay = 1.290 ns ( 32.57 % )
        Info: Total interconnect delay = 2.671 ns ( 67.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Thu Nov 15 23:21:34 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


