// Seed: 3536089037
module module_0 (
    output uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri id_4
);
  tri  id_6 = (-1);
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd19,
    parameter id_7  = 32'd84
) (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire _id_7,
    input uwire id_8,
    output wire id_9
    , id_12,
    input supply1 _id_10
);
  supply1 [id_7  *  id_10 : -1 'b0] id_13 = 1 + 1 + id_7;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_1,
      id_6,
      id_9
  );
  assign modCall_1.id_6 = 0;
  supply0 id_14 = id_5, id_15 = id_7, id_16 = id_15 ? id_8 : 1 ? -1 : 1, id_17 = 1, id_18 = -1;
endmodule
