<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.5.1" />
<title>fault.verilog_target API documentation</title>
<meta name="description" content="" />
<link href='https://cdnjs.cloudflare.com/ajax/libs/normalize/8.0.0/normalize.min.css' rel='stylesheet'>
<link href='https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/8.0.0/sanitize.min.css' rel='stylesheet'>
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/github.min.css" rel="stylesheet">
<style>.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id=^header-]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:1px solid #ddd;margin:1em 0 1em 4ch}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{font-weight:bold}#index h4 + ul{margin-bottom:.6em}#index .two-column{column-count:2}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.name small{font-weight:normal}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary{background:#ffc;font-weight:400;font-size:.8em;width:11em;text-transform:uppercase;padding:0px 8px;border:1px solid #fd6;border-radius:5px;cursor:pointer}.source summary:hover{background:#fe9 !important}.source[open] summary{background:#fda}.source pre{max-height:500px;overflow-y:scroll;margin-bottom:15px}.hlist{list-syle:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}.admonition{padding:.1em .5em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink;]</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a,a:visited{text-decoration:underline}a[href]:after{content:" (" attr(href) ")"}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title"><code>fault.verilog_target</code> module</h1>
</header>
<section id="section-intro">
<details class="source">
<summary>Source code</summary>
<pre><code class="python">from abc import abstractmethod
import magma as m
from fault.target import Target
from pathlib import Path
import fault.actions as actions
from fault.util import flatten
import os
from fault.select_path import SelectPath
from fault.verilog_utils import verilog_name


class VerilogTarget(Target):
    &#34;&#34;&#34;
    Provides reuseable target logic for compiling circuits into verilog files.
    &#34;&#34;&#34;
    def __init__(self, circuit, circuit_name=None, directory=&#34;build/&#34;,
                 skip_compile=False, include_verilog_libraries=[],
                 magma_output=&#34;verilog&#34;, magma_opts={}):
        super().__init__(circuit)

        if circuit_name is None:
            self.circuit_name = self.circuit.name
        else:
            self.circuit_name = circuit_name

        self.directory = Path(directory)
        os.makedirs(directory, exist_ok=True)

        self.skip_compile = skip_compile

        self.include_verilog_libraries = include_verilog_libraries

        self.magma_output = magma_output
        self.magma_opts = magma_opts

        if hasattr(circuit, &#34;verilog_file_name&#34;) and \
                os.path.splitext(circuit.verilog_file_name)[-1] == &#34;.sv&#34;:
            suffix = &#34;sv&#34;
        else:
            suffix = &#34;v&#34;
        self.verilog_file = Path(f&#34;{self.circuit_name}.{suffix}&#34;)
        # Optionally compile this module to verilog first.
        if not self.skip_compile:
            prefix = os.path.splitext(self.directory / self.verilog_file)[0]
            m.compile(prefix, self.circuit, output=self.magma_output,
                      **self.magma_opts)
            if not (self.directory / self.verilog_file).is_file():
                raise Exception(f&#34;Compiling {self.circuit} failed&#34;)

        self.assumptions = []
        self.guarantees = []

    def make_assume(self, i, action):
        self.assumptions.append(action)
        return &#34;&#34;

    def make_guarantee(self, i, action):
        self.guarantees.append(action)
        return &#34;&#34;

    def generate_array_action_code(self, i, action):
        result = []
        port = action.port
        if isinstance(port, SelectPath):
            port = port[-1]
        for j in range(port.N):
            if isinstance(action, actions.Print):
                value = action.format_str
            else:
                value = action.value[j]
            result += [
                self.generate_action_code(
                    i, type(action)(port[j], value)
                )]
        return flatten(result)

    def generate_action_code(self, i, action):
        if isinstance(action, (actions.PortAction, actions.Print)) and \
                isinstance(action.port, m.ArrayType) and \
                not isinstance(action.port.T, m.BitKind):
            return self.generate_array_action_code(i, action)
        elif isinstance(action, (actions.PortAction, actions.Print)) and \
                isinstance(action.port, SelectPath) and \
                isinstance(action.port[-1], m.ArrayType) and \
                not isinstance(action.port[-1].T, m.BitKind):
            return self.generate_array_action_code(i, action)
        if isinstance(action, actions.Poke):
            return self.make_poke(i, action)
        if isinstance(action, actions.Print):
            name = verilog_name(action.port.name)
            return self.make_print(i, action)
        if isinstance(action, actions.Expect):
            return self.make_expect(i, action)
        if isinstance(action, actions.Eval):
            return self.make_eval(i, action)
        if isinstance(action, actions.Step):
            return self.make_step(i, action)
        if isinstance(action, actions.Assume):
            return self.make_assume(i, action)
        if isinstance(action, actions.Guarantee):
            return self.make_guarantee(i, action)
        raise NotImplementedError(action)

    @abstractmethod
    def make_poke(self, i, action):
        pass

    @abstractmethod
    def make_print(self, i, action):
        pass

    @abstractmethod
    def make_expect(self, i, action):
        pass

    @abstractmethod
    def make_eval(self, i, action):
        pass

    @abstractmethod
    def make_step(self, i, action):
        pass}</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="fault.verilog_target.VerilogTarget"><code class="flex name class">
<span>class <span class="ident">VerilogTarget</span></span>
<span>(</span><span><small>ancestors:</small> <a title="fault.target.Target" href="target.html#fault.target.Target">Target</a>, abc.ABC)</span>
</code></dt>
<dd>
<section class="desc"><p>Provides reuseable target logic for compiling circuits into verilog files.</p></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">class VerilogTarget(Target):
    &#34;&#34;&#34;
    Provides reuseable target logic for compiling circuits into verilog files.
    &#34;&#34;&#34;
    def __init__(self, circuit, circuit_name=None, directory=&#34;build/&#34;,
                 skip_compile=False, include_verilog_libraries=[],
                 magma_output=&#34;verilog&#34;, magma_opts={}):
        super().__init__(circuit)

        if circuit_name is None:
            self.circuit_name = self.circuit.name
        else:
            self.circuit_name = circuit_name

        self.directory = Path(directory)
        os.makedirs(directory, exist_ok=True)

        self.skip_compile = skip_compile

        self.include_verilog_libraries = include_verilog_libraries

        self.magma_output = magma_output
        self.magma_opts = magma_opts

        if hasattr(circuit, &#34;verilog_file_name&#34;) and \
                os.path.splitext(circuit.verilog_file_name)[-1] == &#34;.sv&#34;:
            suffix = &#34;sv&#34;
        else:
            suffix = &#34;v&#34;
        self.verilog_file = Path(f&#34;{self.circuit_name}.{suffix}&#34;)
        # Optionally compile this module to verilog first.
        if not self.skip_compile:
            prefix = os.path.splitext(self.directory / self.verilog_file)[0]
            m.compile(prefix, self.circuit, output=self.magma_output,
                      **self.magma_opts)
            if not (self.directory / self.verilog_file).is_file():
                raise Exception(f&#34;Compiling {self.circuit} failed&#34;)

        self.assumptions = []
        self.guarantees = []

    def make_assume(self, i, action):
        self.assumptions.append(action)
        return &#34;&#34;

    def make_guarantee(self, i, action):
        self.guarantees.append(action)
        return &#34;&#34;

    def generate_array_action_code(self, i, action):
        result = []
        port = action.port
        if isinstance(port, SelectPath):
            port = port[-1]
        for j in range(port.N):
            if isinstance(action, actions.Print):
                value = action.format_str
            else:
                value = action.value[j]
            result += [
                self.generate_action_code(
                    i, type(action)(port[j], value)
                )]
        return flatten(result)

    def generate_action_code(self, i, action):
        if isinstance(action, (actions.PortAction, actions.Print)) and \
                isinstance(action.port, m.ArrayType) and \
                not isinstance(action.port.T, m.BitKind):
            return self.generate_array_action_code(i, action)
        elif isinstance(action, (actions.PortAction, actions.Print)) and \
                isinstance(action.port, SelectPath) and \
                isinstance(action.port[-1], m.ArrayType) and \
                not isinstance(action.port[-1].T, m.BitKind):
            return self.generate_array_action_code(i, action)
        if isinstance(action, actions.Poke):
            return self.make_poke(i, action)
        if isinstance(action, actions.Print):
            name = verilog_name(action.port.name)
            return self.make_print(i, action)
        if isinstance(action, actions.Expect):
            return self.make_expect(i, action)
        if isinstance(action, actions.Eval):
            return self.make_eval(i, action)
        if isinstance(action, actions.Step):
            return self.make_step(i, action)
        if isinstance(action, actions.Assume):
            return self.make_assume(i, action)
        if isinstance(action, actions.Guarantee):
            return self.make_guarantee(i, action)
        raise NotImplementedError(action)

    @abstractmethod
    def make_poke(self, i, action):
        pass

    @abstractmethod
    def make_print(self, i, action):
        pass

    @abstractmethod
    def make_expect(self, i, action):
        pass

    @abstractmethod
    def make_eval(self, i, action):
        pass

    @abstractmethod
    def make_step(self, i, action):
        pass}</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="fault.verilog_target.VerilogTarget.generate_action_code"><code class="name flex">
<span>def <span class="ident">generate_action_code</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def generate_action_code(self, i, action):
    if isinstance(action, (actions.PortAction, actions.Print)) and \
            isinstance(action.port, m.ArrayType) and \
            not isinstance(action.port.T, m.BitKind):
        return self.generate_array_action_code(i, action)
    elif isinstance(action, (actions.PortAction, actions.Print)) and \
            isinstance(action.port, SelectPath) and \
            isinstance(action.port[-1], m.ArrayType) and \
            not isinstance(action.port[-1].T, m.BitKind):
        return self.generate_array_action_code(i, action)
    if isinstance(action, actions.Poke):
        return self.make_poke(i, action)
    if isinstance(action, actions.Print):
        name = verilog_name(action.port.name)
        return self.make_print(i, action)
    if isinstance(action, actions.Expect):
        return self.make_expect(i, action)
    if isinstance(action, actions.Eval):
        return self.make_eval(i, action)
    if isinstance(action, actions.Step):
        return self.make_step(i, action)
    if isinstance(action, actions.Assume):
        return self.make_assume(i, action)
    if isinstance(action, actions.Guarantee):
        return self.make_guarantee(i, action)
    raise NotImplementedError(action)}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.generate_array_action_code"><code class="name flex">
<span>def <span class="ident">generate_array_action_code</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def generate_array_action_code(self, i, action):
    result = []
    port = action.port
    if isinstance(port, SelectPath):
        port = port[-1]
    for j in range(port.N):
        if isinstance(action, actions.Print):
            value = action.format_str
        else:
            value = action.value[j]
        result += [
            self.generate_action_code(
                i, type(action)(port[j], value)
            )]
    return flatten(result)}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_assume"><code class="name flex">
<span>def <span class="ident">make_assume</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_assume(self, i, action):
    self.assumptions.append(action)
    return &#34;&#34;}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_eval"><code class="name flex">
<span>def <span class="ident">make_eval</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@abstractmethod
def make_eval(self, i, action):
    pass}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_expect"><code class="name flex">
<span>def <span class="ident">make_expect</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@abstractmethod
def make_expect(self, i, action):
    pass}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_guarantee"><code class="name flex">
<span>def <span class="ident">make_guarantee</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_guarantee(self, i, action):
    self.guarantees.append(action)
    return &#34;&#34;}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_poke"><code class="name flex">
<span>def <span class="ident">make_poke</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@abstractmethod
def make_poke(self, i, action):
    pass}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_print"><code class="name flex">
<span>def <span class="ident">make_print</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@abstractmethod
def make_print(self, i, action):
    pass}</code></pre>
</details>
</dd>
<dt id="fault.verilog_target.VerilogTarget.make_step"><code class="name flex">
<span>def <span class="ident">make_step</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@abstractmethod
def make_step(self, i, action):
    pass}</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="fault.target.Target" href="target.html#fault.target.Target">Target</a></b></code>:
<ul class="hlist">
<li><code><a title="fault.target.Target.__init__" href="target.html#fault.target.Target.__init__">__init__</a></code></li>
</ul>
</li>
</ul>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="fault" href="index.html">fault</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="fault.verilog_target.VerilogTarget" href="#fault.verilog_target.VerilogTarget">VerilogTarget</a></code></h4>
<ul class="two-column">
<li><code><a title="fault.verilog_target.VerilogTarget.generate_action_code" href="#fault.verilog_target.VerilogTarget.generate_action_code">generate_action_code</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.generate_array_action_code" href="#fault.verilog_target.VerilogTarget.generate_array_action_code">generate_array_action_code</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_assume" href="#fault.verilog_target.VerilogTarget.make_assume">make_assume</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_eval" href="#fault.verilog_target.VerilogTarget.make_eval">make_eval</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_expect" href="#fault.verilog_target.VerilogTarget.make_expect">make_expect</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_guarantee" href="#fault.verilog_target.VerilogTarget.make_guarantee">make_guarantee</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_poke" href="#fault.verilog_target.VerilogTarget.make_poke">make_poke</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_print" href="#fault.verilog_target.VerilogTarget.make_print">make_print</a></code></li>
<li><code><a title="fault.verilog_target.VerilogTarget.make_step" href="#fault.verilog_target.VerilogTarget.make_step">make_step</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.5.1</a>.</p>
</footer>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/highlight.min.js"></script>
<script>hljs.initHighlightingOnLoad()</script>
</body>
</html>