Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  8 09:00:07 2025
| Host         : SEMSEMEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      16          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                  354        0.071        0.000                      0                  354        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.410        0.000                      0                  354        0.071        0.000                      0                  354        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 acc_rc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 3.465ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y37         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_rc_reg[6]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         2.993     8.665 r  acc_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.665    acc_o[6]
    W3                                                                r  acc_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 acc_rc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 3.454ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_rc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_rc_reg[1]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.982     8.655 r  acc_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.655    acc_o[1]
    U15                                                               r  acc_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_rc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 3.448ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_rc_reg[7]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[7]
    V3                   OBUF (Prop_obuf_I_O)         2.976     8.648 r  acc_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[7]
    V3                                                                r  acc_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_rc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 3.446ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_rc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y0          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[2]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.974     8.648 r  acc_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[2]
    U14                                                               r  acc_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_rc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_rc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y2          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[4]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         2.972     8.646 r  acc_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.646    acc_o[4]
    V13                                                               r  acc_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_rc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 3.445ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_rc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y3          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_rc_reg[0]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.973     8.645 r  acc_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.645    acc_o[0]
    U16                                                               r  acc_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 acc_rc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 3.441ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_rc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[3]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         2.969     8.642 r  acc_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.642    acc_o[3]
    V14                                                               r  acc_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 acc_rc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.672     5.193    clk_IBUF_BUFG
    OLOGIC_X1Y32         FDCE                                         r  acc_rc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         FDCE (Prop_fdce_C_Q)         0.472     5.665 r  acc_rc_reg[5]/Q
                         net (fo=1, routed)           0.001     5.666    acc_o_OBUF[5]
    U3                   OBUF (Prop_obuf_I_O)         2.972     8.637 r  acc_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.637    acc_o[5]
    U3                                                                r  acc_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 exp_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp_fp_tmp0__0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.353ns (37.647%)  route 3.897ns (62.353%))
  Logic Levels:           4  (DSP48E1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680     5.201    clk_IBUF_BUFG
    ILOGIC_X1Y46         FDCE                                         r  exp_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         FDCE (Prop_fdce_C_Q)         0.517     5.718 r  exp_w_reg[1]/Q
                         net (fo=2, routed)           1.458     7.176    exp_w[1]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.180     7.356 r  exp_fp_tmp0_i_1/O
                         net (fo=2, routed)           0.621     7.977    CARRYIN
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYIN_P[0])
                                                      1.416     9.393 r  exp_fp_tmp0/P[0]
                         net (fo=4, routed)           0.806    10.199    exp_fp_tmp0_n_105
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.323 r  exp_fp_tmp0__0_i_7/O
                         net (fo=2, routed)           0.425    10.748    exp_fp_tmp0__0_i_7_n_0
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.116    10.864 r  exp_fp_tmp0__0_i_2/O
                         net (fo=1, routed)           0.587    11.451    PCOUT[4]
    DSP48_X1Y17          DSP48E1                                      r  exp_fp_tmp0__0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.542    14.883    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  exp_fp_tmp0__0/CLK
                         clock pessimism              0.260    15.143    
                         clock uncertainty           -0.035    15.107    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -1.905    13.202    exp_fp_tmp0__0
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 exp_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp_fp_tmp0__0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.263ns (37.949%)  route 3.700ns (62.051%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680     5.201    clk_IBUF_BUFG
    ILOGIC_X1Y46         FDCE                                         r  exp_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         FDCE (Prop_fdce_C_Q)         0.517     5.718 r  exp_w_reg[1]/Q
                         net (fo=2, routed)           1.458     7.176    exp_w[1]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.180     7.356 r  exp_fp_tmp0_i_1/O
                         net (fo=2, routed)           0.621     7.977    CARRYIN
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYIN_P[0])
                                                      1.416     9.393 r  exp_fp_tmp0/P[0]
                         net (fo=4, routed)           1.034    10.427    exp_fp_tmp0_n_105
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.150    10.577 r  exp_fp_tmp0__0_i_6/O
                         net (fo=1, routed)           0.587    11.164    PCOUT[0]
    DSP48_X1Y17          DSP48E1                                      r  exp_fp_tmp0__0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.542    14.883    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  exp_fp_tmp0__0/CLK
                         clock pessimism              0.260    15.143    
                         clock uncertainty           -0.035    15.107    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.905    13.202    exp_fp_tmp0__0
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  2.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 din[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sign_wd_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.483ns (28.718%)  route 3.680ns (71.282%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V17                                               0.000     0.300 r  din[7] (IN)
                         net (fo=0)                   0.000     0.300    din[7]
    V17                  IBUF (Prop_ibuf_I_O)         1.383     1.683 r  din_IBUF[7]_inst/O
                         net (fo=1, routed)           3.680     5.362    din_IBUF[7]
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.100     5.462 r  sign_wd_i_1/O
                         net (fo=1, routed)           0.000     5.462    sign_wd_i_1_n_0
    SLICE_X57Y36         FDCE                                         r  sign_wd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X57Y36         FDCE                                         r  sign_wd_reg/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.035     5.123    
    SLICE_X57Y36         FDCE (Hold_fdce_C_D)         0.269     5.392    sign_wd_reg
  -------------------------------------------------------------------
                         required time                         -5.392    
                         arrival time                           5.462    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vld_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_d_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vld_d_reg[0]/Q
                         net (fo=1, routed)           0.145     1.726    vld_d__0[0]
    SLICE_X54Y29         FDCE                                         r  vld_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  vld_d_reg[1]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.060     1.513    vld_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 acc_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_d_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.973%)  route 0.140ns (46.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  acc_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  acc_rdy_reg/Q
                         net (fo=58, routed)          0.140     1.744    acc_rdy_reg_n_0
    SLICE_X55Y29         FDCE                                         r  vld_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_d_reg[0]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.072     1.525    vld_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vld_acc_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0_i_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.071%)  route 0.174ns (47.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_acc_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vld_acc_d_reg[2]/Q
                         net (fo=4, routed)           0.174     1.755    p_0_in1_in
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.048     1.803 r  counter0_i_3/O
                         net (fo=1, routed)           0.000     1.803    counter0_i_3_n_0
    SLICE_X54Y29         FDCE                                         r  counter0_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  counter0_i_2/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.131     1.584    counter0_i_2
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vld_acc_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_rdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.672%)  route 0.174ns (48.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_acc_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  vld_acc_d_reg[2]/Q
                         net (fo=4, routed)           0.174     1.755    p_0_in1_in
    SLICE_X54Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  acc_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.800    acc_rdy_i_1_n_0
    SLICE_X54Y29         FDCE                                         r  acc_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  acc_rdy_reg/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.121     1.574    acc_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vld_acc_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_acc_d_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_acc_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vld_acc_d_reg[0]/Q
                         net (fo=1, routed)           0.170     1.751    vld_acc_d_reg_n_0_[0]
    SLICE_X55Y29         FDCE                                         r  vld_acc_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  vld_acc_d_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.066     1.506    vld_acc_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vld_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_d_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  vld_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vld_d_reg[2]/Q
                         net (fo=1, routed)           0.176     1.765    vld_d__0[2]
    SLICE_X57Y35         FDCE                                         r  vld_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  vld_d_reg[3]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y35         FDCE (Hold_fdce_C_D)         0.070     1.517    vld_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 sign_wd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sign_fp_tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y36         FDCE                                         r  sign_wd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sign_wd_reg/Q
                         net (fo=2, routed)           0.182     1.770    sign_wd
    SLICE_X57Y36         FDCE                                         r  sign_fp_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X57Y36         FDCE                                         r  sign_fp_tmp_reg/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y36         FDCE (Hold_fdce_C_D)         0.070     1.517    sign_fp_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 acc_mag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_mag_zc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.172%)  route 0.191ns (53.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  acc_mag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  acc_mag_reg[15]/Q
                         net (fo=4, routed)           0.191     1.799    acc_mag_reg_n_0_[15]
    SLICE_X50Y34         FDCE                                         r  acc_mag_zc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X50Y34         FDCE                                         r  acc_mag_zc_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.063     1.543    acc_mag_zc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vld_d_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_d_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.828%)  route 0.253ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  vld_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vld_d_reg[4]/Q
                         net (fo=2, routed)           0.253     1.841    vld_d[4]
    SLICE_X58Y35         FDCE                                         r  vld_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  vld_d_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X58Y35         FDCE (Hold_fdce_C_D)         0.070     1.578    vld_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y12    acc0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11    counter0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y17    exp_fp_tmp0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y14    exp_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y15    mts_fp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y13    mts_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y3    acc_rc_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y4    acc_rc_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y0    acc_rc_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y29   acc0_i_38/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y29   acc0_i_38/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y30   acc_mag_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y30   acc_mag_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y33   acc_mag_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y33   acc_mag_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y29   acc0_i_38/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y29   acc0_i_38/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y30   acc_mag_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y30   acc_mag_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y32   acc_mag_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y33   acc_mag_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X54Y33   acc_mag_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vld_d_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 3.067ns (49.808%)  route 3.091ns (50.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  vld_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vld_d_reg[5]/Q
                         net (fo=1, routed)           3.091     8.700    vld_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         2.611    11.311 r  vld_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.311    vld_o
    P3                                                                r  vld_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vld_d_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.269ns (57.509%)  route 0.938ns (42.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  vld_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vld_d_reg[5]/Q
                         net (fo=1, routed)           0.938     2.552    vld_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.128     3.680 r  vld_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    vld_o
    P3                                                                r  vld_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.837ns  (logic 1.070ns (12.103%)  route 7.768ns (87.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         6.212     8.837    exp_w[3]_i_1_n_0
    OLOGIC_X0Y0          FDCE                                         f  acc_rc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_rc_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 1.070ns (12.171%)  route 7.719ns (87.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         6.163     8.788    exp_w[3]_i_1_n_0
    OLOGIC_X0Y1          FDCE                                         f  acc_rc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_rc_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.687ns  (logic 1.070ns (12.312%)  route 7.618ns (87.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         6.062     8.687    exp_w[3]_i_1_n_0
    OLOGIC_X0Y2          FDCE                                         f  acc_rc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_rc_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.070ns (12.382%)  route 7.569ns (87.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         6.013     8.638    exp_w[3]_i_1_n_0
    OLOGIC_X0Y3          FDCE                                         f  acc_rc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_rc_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.070ns (12.544%)  route 7.457ns (87.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.901     8.527    exp_w[3]_i_1_n_0
    OLOGIC_X0Y4          FDCE                                         f  acc_rc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_rc_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_d_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.478ns  (logic 1.070ns (12.616%)  route 7.408ns (87.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.852     8.478    exp_w[3]_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  mts_d_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.533     4.874    clk_IBUF_BUFG
    ILOGIC_X0Y5          FDCE                                         r  mts_d_tmp_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_d_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.367ns  (logic 1.070ns (12.784%)  route 7.297ns (87.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.741     8.367    exp_w[3]_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  mts_d_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.533     4.874    clk_IBUF_BUFG
    ILOGIC_X0Y6          FDCE                                         r  mts_d_tmp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_d_tmp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.318ns  (logic 1.070ns (12.859%)  route 7.248ns (87.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.692     8.318    exp_w[3]_i_1_n_0
    ILOGIC_X0Y7          FDCE                                         f  mts_d_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.533     4.874    clk_IBUF_BUFG
    ILOGIC_X0Y7          FDCE                                         r  mts_d_tmp_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_d_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.070ns (13.034%)  route 7.137ns (86.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.581     8.206    exp_w[3]_i_1_n_0
    ILOGIC_X0Y8          FDCE                                         f  exp_d_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.533     4.874    clk_IBUF_BUFG
    ILOGIC_X0Y8          FDCE                                         r  exp_d_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_d_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.070ns (13.112%)  route 7.088ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.556     2.502    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.626 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         5.532     8.157    exp_w[3]_i_1_n_0
    ILOGIC_X0Y9          FDCE                                         f  exp_d_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.533     4.874    clk_IBUF_BUFG
    ILOGIC_X0Y9          FDCE                                         r  exp_d_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_w_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.220ns (20.051%)  route 0.876ns (79.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.268     1.095    exp_w[3]_i_1_n_0
    ILOGIC_X1Y47         FDCE                                         f  exp_w_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     1.988    clk_IBUF_BUFG
    ILOGIC_X1Y47         FDCE                                         r  exp_w_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_w_tmp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.220ns (19.058%)  route 0.933ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.325     1.152    exp_w[3]_i_1_n_0
    ILOGIC_X1Y48         FDCE                                         f  mts_w_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     1.988    clk_IBUF_BUFG
    ILOGIC_X1Y48         FDCE                                         r  mts_w_tmp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_w_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.220ns (18.862%)  route 0.945ns (81.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.337     1.164    exp_w[3]_i_1_n_0
    ILOGIC_X1Y46         FDCE                                         f  exp_w_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.860     1.987    clk_IBUF_BUFG
    ILOGIC_X1Y46         FDCE                                         r  exp_w_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_w_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.220ns (18.020%)  route 0.999ns (81.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.391     1.219    exp_w[3]_i_1_n_0
    ILOGIC_X1Y45         FDCE                                         f  exp_w_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.860     1.987    clk_IBUF_BUFG
    ILOGIC_X1Y45         FDCE                                         r  exp_w_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_w_tmp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.220ns (17.768%)  route 1.017ns (82.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.409     1.236    exp_w[3]_i_1_n_0
    ILOGIC_X1Y44         FDCE                                         f  mts_w_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    ILOGIC_X1Y44         FDCE                                         r  mts_w_tmp_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_w_tmp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.220ns (17.689%)  route 1.022ns (82.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.414     1.242    exp_w[3]_i_1_n_0
    ILOGIC_X1Y43         FDCE                                         f  mts_w_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    ILOGIC_X1Y43         FDCE                                         r  mts_w_tmp_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.220ns (15.934%)  route 1.159ns (84.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.551     1.378    exp_w[3]_i_1_n_0
    OLOGIC_X1Y38         FDCE                                         f  acc_rc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.220ns (15.870%)  route 1.164ns (84.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.556     1.384    exp_w[3]_i_1_n_0
    OLOGIC_X1Y37         FDCE                                         f  acc_rc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            exp_w_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.220ns (15.108%)  route 1.234ns (84.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.626     1.454    exp_w[3]_i_1_n_0
    ILOGIC_X1Y39         FDCE                                         f  exp_w_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     1.986    clk_IBUF_BUFG
    ILOGIC_X1Y39         FDCE                                         r  exp_w_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.220ns (15.024%)  route 1.242ns (84.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.608     0.783    rstn_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.828 f  exp_w[3]_i_1/O
                         net (fo=132, routed)         0.634     1.462    exp_w[3]_i_1_n_0
    OLOGIC_X1Y32         FDCE                                         f  acc_rc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    clk_IBUF_BUFG
    OLOGIC_X1Y32         FDCE                                         r  acc_rc_reg[5]/C





