// Seed: 1624885593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_4, id_5;
  assign id_4[1] = -1;
  and primCall (id_3, id_6, id_4, id_2, id_8, id_5, id_10, id_9, id_7);
  wire id_6, id_7;
  wor id_8;
  id_9(
      .id_0(-1),
      .id_1(id_2),
      .id_2(id_7),
      .id_3(-1),
      .id_4(-1),
      .id_5(1),
      .id_6(id_8 - 1),
      .id_7(id_6)
  );
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_10,
      id_6,
      id_6,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_3,
      id_3,
      id_10,
      id_6,
      id_3,
      id_8,
      id_3
  );
endmodule
