#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 20:34:14 2018
# Process ID: 4076
# Current directory: C:/git/SR/lab08/zad85
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14008 C:\git\SR\lab08\zad85\zad85.xpr
# Log file: C:/git/SR/lab08/zad85/vivado.log
# Journal file: C:/git/SR/lab08/zad85\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab08/zad85/zad85.xpr
INFO: [Project 1-313] Project file moved from '/home/lsriw/sr/RomanMichal/SR/lab5/zad85' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/git/SR/lab08/hdmi_vga_ip_repo', nor could it be found using path 'C:/home/lsriw/sr/RomanMichal/SR/lab5/hdmi_vga_ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/git/SR/lab08/vp_b', nor could it be found using path 'C:/home/lsriw/sr/RomanMichal/SR/lab5/vp_b'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/SR/lab08/hdmi_vga_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/SR/lab08/vp_b'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_vga.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_vga_dvi2rgb_0_0
hdmi_vga_vp_bin_0_1
hdmi_vga_rgb2vga_0_1

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 785.578 ; gain = 42.648
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- user.org:user:vp_bin:1.0 - vp_bin_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'hdmi_in' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'hdmi_in' cannot be created
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pData(undef) and /rgb2vga_0/PixelClk(clk)
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 862.316 ; gain = 59.793
set_property  ip_repo_paths  c:/git/SR/lab08/vp_b [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/SR/lab08/vp_b'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/git/SR/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
set_property  ip_repo_paths  {c:/git/SR/IP C:/git/SR/lab08/Resources} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab08/Resources'.
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_vga_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/b_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_B.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/g_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_G.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/r_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hdmi_vga_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/sim/hdmi_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/sim/b_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/sim/g_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/sim/r_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ipshared/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_bin
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ipshared/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vp_bin_0_1/sim/hdmi_vga_vp_bin_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_vp_bin_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj hdmi_vga_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk] [get_bd_nets dvi2rgb_0_vid_pHSync] [get_bd_nets dvi2rgb_0_vid_pVSync] [get_bd_nets vp_bin_0_de_out] [get_bd_nets dvi2rgb_0_vid_pVDE] [get_bd_nets vp_bin_0_h_sync_out] [get_bd_nets vp_bin_0_v_sync_out] [get_bd_nets vp_bin_0_pixel_out] [get_bd_cells vp_bin_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vp_bin:1.0 vp_bin_0
endgroup
set_property location {4.5 906 240} [get_bd_cells vp_bin_0]
set_property location {4 882 244} [get_bd_cells vp_bin_0]
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_0/PixelClk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vp_bin_0/pixel_in(undef) and /dvi2rgb_0/PixelClk(clk)
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pData]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/pixel_out] [get_bd_pins rgb2vga_0/rgb_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pData is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins vp_bin_0/v_sync_out] [get_bd_pins rgb2vga_0/rgb_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins vp_bin_0/h_sync_out] [get_bd_pins rgb2vga_0/rgb_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins vp_bin_0/de_out] [get_bd_pins rgb2vga_0/rgb_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2vga_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins vp_bin_0/de_in] [get_bd_pins dvi2rgb_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins vp_bin_0/h_sync_in] [get_bd_pins dvi2rgb_0/vid_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins vp_bin_0/v_sync_in] [get_bd_pins dvi2rgb_0/vid_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_0/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_vga_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_B.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_G.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_R.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_B.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_G.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_R.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_bin_0_1/hdmi_vga_vp_bin_0_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hdmi_vga_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_3
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_3_xlconstant
"xvhdl --incr --relax -prj hdmi_vga_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe] -no_script -reset -force -quiet
remove_files  {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe}
file delete -force C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
hdmi_vga_dvi2rgb_0_0
hdmi_vga_rgb2vga_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.8 dvi2rgb_1
endgroup
set_property location {3 603 94} [get_bd_cells dvi2rgb_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dvi2rgb_1/RefClk]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC]
connect_bd_intf_net [get_bd_intf_ports hdmi_in_ddc] [get_bd_intf_pins dvi2rgb_1/DDC]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pVSync] [get_bd_nets dvi2rgb_0_vid_pVDE] [get_bd_nets dvi2rgb_0_vid_pData] [get_bd_nets dvi2rgb_0_vid_pHSync] [get_bd_cells dvi2rgb_0]
set_property location {3 534 294} [get_bd_cells dvi2rgb_1]
connect_bd_net [get_bd_pins vp_bin_0/clk] [get_bd_pins dvi2rgb_1/PixelClk]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_1/PixelClk]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVDE] [get_bd_pins vp_bin_0/de_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_1/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVSync] [get_bd_pins vp_bin_0/v_sync_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_1/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pHSync] [get_bd_pins vp_bin_0/h_sync_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_1/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins vp_bin_0/pixel_in] [get_bd_pins dvi2rgb_1/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_1/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
delete_bd_objs [get_bd_nets vp_bin_0_pixel_out] [get_bd_nets vp_bin_0_h_sync_out] [get_bd_nets vp_bin_0_v_sync_out] [get_bd_nets rgb2vga_0_vga_pRed] [get_bd_nets rgb2vga_0_vga_pGreen] [get_bd_nets rgb2vga_0_vga_pBlue] [get_bd_nets rgb2vga_0_vga_pHSync] [get_bd_nets rgb2vga_0_vga_pVSync] [get_bd_nets vp_bin_0_de_out] [get_bd_cells rgb2vga_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property location {5 1132 297} [get_bd_cells rgb2vga_0]
set_property location {5 1152 335} [get_bd_cells rgb2vga_0]
connect_bd_net [get_bd_ports vga_pBlue] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_pRed] [get_bd_pins rgb2vga_0/vga_pRed]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen]
set_property location {1320 302} [get_bd_ports vga_pGreen]
connect_bd_net [get_bd_ports vga_pGreen] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_pBlue] [get_bd_pins rgb2vga_0/vga_pBlue]
connect_bd_net [get_bd_ports vga_pHSync] [get_bd_pins rgb2vga_0/vga_pHSync]
connect_bd_net [get_bd_ports vga_pVSync] [get_bd_pins rgb2vga_0/vga_pVSync]
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pData] [get_bd_pins vp_bin_0/pixel_out]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pData is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pHSync] [get_bd_pins vp_bin_0/h_sync_out]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pVSync] [get_bd_pins vp_bin_0/v_sync_out]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins rgb2vga_0/rgb_pVDE] [get_bd_pins vp_bin_0/de_out]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_1/PixelClk]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'hdmi_vga.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_bin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
Exporting to file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hdmi_vga_rgb2vga_0_0, cache-ID = a3ebde3b74f61058; cache size = 0.424 MB.
[Tue May  8 20:44:41 2018] Launched hdmi_vga_vp_bin_0_0_synth_1, hdmi_vga_dvi2rgb_1_0_synth_1...
Run output will be captured here:
hdmi_vga_vp_bin_0_0_synth_1: C:/git/SR/lab08/zad85/zad85.runs/hdmi_vga_vp_bin_0_0_synth_1/runme.log
hdmi_vga_dvi2rgb_1_0_synth_1: C:/git/SR/lab08/zad85/zad85.runs/hdmi_vga_dvi2rgb_1_0_synth_1/runme.log
[Tue May  8 20:44:41 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1055.805 ; gain = 114.313
launch_runs impl_1 -jobs 8
[Tue May  8 20:47:08 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  8 20:49:41 2018...
