{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698936528031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698936528035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 21:48:47 2023 " "Processing started: Thu Nov 02 21:48:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698936528035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936528035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936528035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698936528480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698936528480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-behavioral " "Found design unit 1: regn-behavioral" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536892 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Behavior " "Found design unit 1: Processor-Behavior" {  } { { "Processor.vhdl" "" { Text "D:/code/quartus/lab6/Processor.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhdl" "" { Text "D:/code/quartus/lab6/Processor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhdl" "" { Text "D:/code/quartus/lab6/PC.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536897 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "D:/code/quartus/lab6/PC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_7seghex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file my_7seghex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_7seghex-dataflow " "Found design unit 1: my_7seghex-dataflow" {  } { { "my_7seghex.vhdl" "" { Text "D:/code/quartus/lab6/my_7seghex.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536900 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_7seghex " "Found entity 1: my_7seghex" {  } { { "my_7seghex.vhdl" "" { Text "D:/code/quartus/lab6/my_7seghex.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minedffpositive_edge.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file minedffpositive_edge.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mineDFFpositive_edge-behavior " "Found design unit 1: mineDFFpositive_edge-behavior" {  } { { "mineDFFpositive_edge.vhdl" "" { Text "D:/code/quartus/lab6/mineDFFpositive_edge.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536902 ""} { "Info" "ISGN_ENTITY_NAME" "1 mineDFFpositive_edge " "Found entity 1: mineDFFpositive_edge" {  } { { "mineDFFpositive_edge.vhdl" "" { Text "D:/code/quartus/lab6/mineDFFpositive_edge.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mine10to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mine10to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mine10to1mux-structural " "Found design unit 1: mine10to1mux-structural" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536904 ""} { "Info" "ISGN_ENTITY_NAME" "1 mine10to1mux " "Found entity 1: mine10to1mux" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "memory.vhdl" "" { Text "D:/code/quartus/lab6/memory.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536911 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "D:/code/quartus/lab6/memory.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6-Behavior " "Found design unit 1: lab6-Behavior" {  } { { "lab6.vhdl" "" { Text "D:/code/quartus/lab6/lab6.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536913 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.vhdl" "" { Text "D:/code/quartus/lab6/lab6.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_controlunit-behavior " "Found design unit 1: FSM_controlunit-behavior" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536915 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_controlunit " "Found entity 1: FSM_controlunit" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhdl" "" { Text "D:/code/quartus/lab6/dec3to8.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536917 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhdl" "" { Text "D:/code/quartus/lab6/dec3to8.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936536917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698936536946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:iProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:iProcessor\"" {  } { { "lab6.vhdl" "iProcessor" { Text "D:/code/quartus/lab6/lab6.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936536956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_controlunit Processor:iProcessor\|FSM_controlunit:iFSM_controlunit " "Elaborating entity \"FSM_controlunit\" for hierarchy \"Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\"" {  } { { "Processor.vhdl" "iFSM_controlunit" { Text "D:/code/quartus/lab6/Processor.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936536968 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state FSM_controlunit.vhdl(36) " "VHDL Process Statement warning at FSM_controlunit.vhdl(36): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698936536970 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_TEMP FSM_controlunit.vhdl(134) " "VHDL Process Statement warning at FSM_controlunit.vhdl(134): signal \"R7_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(157) " "VHDL Process Statement warning at FSM_controlunit.vhdl(157): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(160) " "VHDL Process Statement warning at FSM_controlunit.vhdl(160): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(167) " "VHDL Process Statement warning at FSM_controlunit.vhdl(167): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_TEMP FSM_controlunit.vhdl(190) " "VHDL Process Statement warning at FSM_controlunit.vhdl(190): signal \"R7_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(200) " "VHDL Process Statement warning at FSM_controlunit.vhdl(200): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(210) " "VHDL Process Statement warning at FSM_controlunit.vhdl(210): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(220) " "VHDL Process Statement warning at FSM_controlunit.vhdl(220): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536971 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(233) " "VHDL Process Statement warning at FSM_controlunit.vhdl(233): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(244) " "VHDL Process Statement warning at FSM_controlunit.vhdl(244): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(254) " "VHDL Process Statement warning at FSM_controlunit.vhdl(254): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(264) " "VHDL Process Statement warning at FSM_controlunit.vhdl(264): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(277) " "VHDL Process Statement warning at FSM_controlunit.vhdl(277): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(288) " "VHDL Process Statement warning at FSM_controlunit.vhdl(288): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(298) " "VHDL Process Statement warning at FSM_controlunit.vhdl(298): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(308) " "VHDL Process Statement warning at FSM_controlunit.vhdl(308): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(318) " "VHDL Process Statement warning at FSM_controlunit.vhdl(318): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(328) " "VHDL Process Statement warning at FSM_controlunit.vhdl(328): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(338) " "VHDL Process Statement warning at FSM_controlunit.vhdl(338): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(351) " "VHDL Process Statement warning at FSM_controlunit.vhdl(351): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536972 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G FSM_controlunit.vhdl(360) " "VHDL Process Statement warning at FSM_controlunit.vhdl(360): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536973 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(375) " "VHDL Process Statement warning at FSM_controlunit.vhdl(375): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536973 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(378) " "VHDL Process Statement warning at FSM_controlunit.vhdl(378): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536973 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(385) " "VHDL Process Statement warning at FSM_controlunit.vhdl(385): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536973 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADD_SUB FSM_controlunit.vhdl(126) " "VHDL Process Statement warning at FSM_controlunit.vhdl(126): inferring latch(es) for signal or variable \"ADD_SUB\", which holds its previous value in one or more paths through the process" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698936536973 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD_SUB FSM_controlunit.vhdl(126) " "Inferred latch for \"ADD_SUB\" at FSM_controlunit.vhdl(126)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVNZ FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVNZ\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ST2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ST2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ST1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ST1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.LD2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.LD2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.LD1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.LD1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536975 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MV FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MV\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.INITIAL FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.INITIAL\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536976 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.IWAIT FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.IWAIT\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936536977 "|lab6|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|dec3to8:Idec3to8_X " "Elaborating entity \"dec3to8\" for hierarchy \"Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|dec3to8:Idec3to8_X\"" {  } { { "FSM_controlunit.vhdl" "Idec3to8_X" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936536988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Processor:iProcessor\|regn:iregn_0 " "Elaborating entity \"regn\" for hierarchy \"Processor:iProcessor\|regn:iregn_0\"" {  } { { "Processor.vhdl" "iregn_0" { Text "D:/code/quartus/lab6/Processor.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936536994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load regn.vhdl(15) " "VHDL Process Statement warning at regn.vhdl(15): signal \"Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936536995 "|lab6|Processor:iProcessor|regn:iregn_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:iProcessor\|PC:iPC " "Elaborating entity \"PC\" for hierarchy \"Processor:iProcessor\|PC:iPC\"" {  } { { "Processor.vhdl" "iPC" { Text "D:/code/quartus/lab6/Processor.vhdl" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mineDFFpositive_edge Processor:iProcessor\|mineDFFpositive_edge:iregn_WD " "Elaborating entity \"mineDFFpositive_edge\" for hierarchy \"Processor:iProcessor\|mineDFFpositive_edge:iregn_WD\"" {  } { { "Processor.vhdl" "iregn_WD" { Text "D:/code/quartus/lab6/Processor.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mine10to1mux Processor:iProcessor\|mine10to1mux:Imine10to1mux " "Elaborating entity \"mine10to1mux\" for hierarchy \"Processor:iProcessor\|mine10to1mux:Imine10to1mux\"" {  } { { "Processor.vhdl" "Imine10to1mux" { Text "D:/code/quartus/lab6/Processor.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537013 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mine10to1mux.vhdl(15) " "VHDL Process Statement warning at mine10to1mux.vhdl(15): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537015 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mine10to1mux.vhdl(17) " "VHDL Process Statement warning at mine10to1mux.vhdl(17): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537015 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 mine10to1mux.vhdl(19) " "VHDL Process Statement warning at mine10to1mux.vhdl(19): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537015 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 mine10to1mux.vhdl(21) " "VHDL Process Statement warning at mine10to1mux.vhdl(21): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537015 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 mine10to1mux.vhdl(23) " "VHDL Process Statement warning at mine10to1mux.vhdl(23): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537015 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 mine10to1mux.vhdl(25) " "VHDL Process Statement warning at mine10to1mux.vhdl(25): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537016 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 mine10to1mux.vhdl(27) " "VHDL Process Statement warning at mine10to1mux.vhdl(27): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537016 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 mine10to1mux.vhdl(29) " "VHDL Process Statement warning at mine10to1mux.vhdl(29): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537016 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gout mine10to1mux.vhdl(31) " "VHDL Process Statement warning at mine10to1mux.vhdl(31): signal \"Gout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537016 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din mine10to1mux.vhdl(33) " "VHDL Process Statement warning at mine10to1mux.vhdl(33): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698936537016 "|lab6|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_7seghex Processor:iProcessor\|my_7seghex:imy_7seghex_4 " "Elaborating entity \"my_7seghex\" for hierarchy \"Processor:iProcessor\|my_7seghex:imy_7seghex_4\"" {  } { { "Processor.vhdl" "imy_7seghex_4" { Text "D:/code/quartus/lab6/Processor.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:imemory " "Elaborating entity \"memory\" for hierarchy \"memory:imemory\"" {  } { { "lab6.vhdl" "imemory" { Text "D:/code/quartus/lab6/lab6.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537027 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/code/quartus/lab6/ram_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/code/quartus/lab6/ram_data.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1698936537313 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:imemory\|user_RAM_rtl_0 " "Inferred RAM node \"memory:imemory\|user_RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698936537314 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:imemory\|user_RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:imemory\|user_RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ram_data.mif " "Parameter INIT_FILE set to ram_data.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698936537401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698936537401 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698936537401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:imemory\|altsyncram:user_RAM_rtl_0 " "Elaborated megafunction instantiation \"memory:imemory\|altsyncram:user_RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936537660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:imemory\|altsyncram:user_RAM_rtl_0 " "Instantiated megafunction \"memory:imemory\|altsyncram:user_RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ram_data.mif " "Parameter \"INIT_FILE\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698936537661 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698936537661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sam1 " "Found entity 1: altsyncram_sam1" {  } { { "db/altsyncram_sam1.tdf" "" { Text "D:/code/quartus/lab6/db/altsyncram_sam1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698936537734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936537734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MV_885 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MV_885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537918 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVNZ_591 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVNZ_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537919 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVI1_864 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVI1_864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ADD1_801 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ADD1_801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.SUB1_738 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.SUB1_738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ST1_633 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ST1_633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.LD1_675 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.LD1_675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|ADD_SUB " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|ADD_SUB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.SUB2 " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.SUB2" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698936537920 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698936537920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab6.vhdl" "" { Text "D:/code/quartus/lab6/lab6.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698936538022 "|lab6|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab6.vhdl" "" { Text "D:/code/quartus/lab6/lab6.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698936538022 "|lab6|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab6.vhdl" "" { Text "D:/code/quartus/lab6/lab6.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698936538022 "|lab6|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698936538022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698936538100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698936538483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698936538483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "441 " "Implemented 441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698936538538 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698936538538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698936538538 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698936538538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698936538538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698936538557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 21:48:58 2023 " "Processing ended: Thu Nov 02 21:48:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698936538557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698936538557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698936538557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698936538557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698936539687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698936539691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 21:48:59 2023 " "Processing started: Thu Nov 02 21:48:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698936539691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698936539691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698936539691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698936539809 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1698936539809 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1698936539809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698936539907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698936539908 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698936539915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698936539956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698936539956 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698936540469 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698936540502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698936540691 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698936540698 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "No exact pin location assignment(s) for 55 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698936540870 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698936548265 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 205 global CLKCTRL_G10 " "clk~inputCLKENA0 with 205 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698936548797 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset~inputCLKENA0 135 global CLKCTRL_G8 " "Reset~inputCLKENA0 with 135 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698936548797 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698936548797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936548798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698936548802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698936548803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698936548804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698936548806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698936548806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698936548806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698936549980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698936549980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698936549981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698936549987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698936549988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698936549989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698936550020 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698936550021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698936550021 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936550075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698936554025 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698936554351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936572118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698936585447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698936590156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936590156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698936591890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/code/quartus/lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698936596769 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698936596769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698936603182 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698936603182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936603185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698936604888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698936604922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698936605422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698936605422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698936606842 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698936610766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/quartus/lab6/output_files/lab6.fit.smsg " "Generated suppressed messages file D:/code/quartus/lab6/output_files/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698936611045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8128 " "Peak virtual memory: 8128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698936611698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 21:50:11 2023 " "Processing ended: Thu Nov 02 21:50:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698936611698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698936611698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:43 " "Total CPU time (on all processors): 00:05:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698936611698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698936611698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698936612776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698936612780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 21:50:12 2023 " "Processing started: Thu Nov 02 21:50:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698936612780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698936612780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698936612781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698936613526 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698936620022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698936620445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 21:50:20 2023 " "Processing ended: Thu Nov 02 21:50:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698936620445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698936620445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698936620445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698936620445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698936621108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698936621615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698936621620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 21:50:21 2023 " "Processing started: Thu Nov 02 21:50:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698936621620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698936621620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698936621620 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698936621736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698936622426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698936622426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936622465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936622465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698936623010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698936623033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623034 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698936623035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "create_clock -period 1.000 -name Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698936623035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " "create_clock -period 1.000 -name Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698936623035 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698936623035 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698936623038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698936623038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698936623039 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698936623045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698936623078 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698936623078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.391 " "Worst-case setup slack is -10.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.391           -1403.792 clk  " "  -10.391           -1403.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.572             -91.379 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "   -8.572             -91.379 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720              -4.720 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "   -4.720              -4.720 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.913 " "Worst-case hold slack is -2.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913              -8.491 clk  " "   -2.913              -8.491 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    1.656               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.329               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    3.329               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.686 " "Worst-case recovery slack is -2.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -36.680 clk  " "   -2.686             -36.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.433 " "Worst-case removal slack is 1.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 clk  " "    1.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -350.930 clk  " "   -3.166            -350.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.215               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    0.420               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936623088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936623088 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698936623100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698936623142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698936625408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698936625536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698936625542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698936625542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.429 " "Worst-case setup slack is -10.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.429           -1401.731 clk  " "  -10.429           -1401.731 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.511             -93.694 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "   -8.511             -93.694 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.889              -4.889 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "   -4.889              -4.889 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936625544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.005 " "Worst-case hold slack is -3.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005              -8.804 clk  " "   -3.005              -8.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    1.332               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    3.354               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936625548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.551 " "Worst-case recovery slack is -2.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551             -34.279 clk  " "   -2.551             -34.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936625550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.429 " "Worst-case removal slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 clk  " "    1.429               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936625553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -351.358 clk  " "   -3.166            -351.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.173               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    0.387               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936625554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936625554 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698936625565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698936625846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698936626938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698936627004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698936627007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698936627007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.151 " "Worst-case setup slack is -4.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.151            -518.265 clk  " "   -4.151            -518.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515             -29.319 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "   -3.515             -29.319 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -1.588 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "   -1.588              -1.588 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.274 " "Worst-case hold slack is -1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274              -3.615 clk  " "   -1.274              -3.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.820               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    1.723               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.593 " "Worst-case recovery slack is -0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -5.103 clk  " "   -0.593              -5.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 clk  " "    0.559               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -107.083 clk  " "   -2.174            -107.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.333               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    0.417               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627018 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698936627029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698936627218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698936627221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698936627221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.655 " "Worst-case setup slack is -3.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.655            -450.337 clk  " "   -3.655            -450.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.106             -26.952 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "   -3.106             -26.952 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529              -1.529 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "   -1.529              -1.529 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.258 " "Worst-case hold slack is -1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -3.765 clk  " "   -1.258              -3.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.698               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.689               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    1.689               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.456 " "Worst-case recovery slack is -0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -3.275 clk  " "   -0.456              -3.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 clk  " "    0.503               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -107.423 clk  " "   -2.174            -107.423 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL  " "    0.352               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2  " "    0.424               0.000 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698936627231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698936627231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698936628956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698936628957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5389 " "Peak virtual memory: 5389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698936629010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 21:50:29 2023 " "Processing ended: Thu Nov 02 21:50:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698936629010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698936629010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698936629010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698936629010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698936629709 ""}
