// Seed: 148606053
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_13 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wand id_6,
    output supply0 id_7,
    output wand id_8,
    output supply0 id_9,
    input wor id_10,
    input wor id_11,
    output wire id_12,
    input tri1 id_13,
    input tri1 id_14,
    input tri id_15,
    input tri0 id_16,
    input wor id_17,
    output tri1 id_18
    , id_20
);
  wire id_21;
  xnor (id_12, id_11, id_20, id_6, id_10, id_14, id_21, id_2, id_15, id_17, id_13, id_16);
  module_0(
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20,
      id_20,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20
  );
endmodule
