
*** Running vivado
    with args -log clap_FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clap_FSM.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source clap_FSM.tcl -notrace
Command: synth_design -top clap_FSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.711 ; gain = 45.992 ; free physical = 8765 ; free virtual = 12050
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clap_FSM' [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:35]
ERROR: [Synth 8-78] a value must be associated with generic f_clk [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:14]
ERROR: [Synth 8-78] a value must be associated with generic end_silence [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:15]
ERROR: [Synth 8-78] a value must be associated with generic R_int [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:16]
ERROR: [Synth 8-78] a value must be associated with generic N_int [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:17]
ERROR: [Synth 8-78] a value must be associated with generic R_int_ctr [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'clap_FSM' [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/clap_FSM.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1274.211 ; gain = 86.492 ; free physical = 8776 ; free virtual = 12061
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 19:44:50 2017...
