0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sim_1/imports/Homework1-2024/ssc_tb.sv,1706894523,systemVerilog,,,,ssc_tb,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/addr_mux.sv,1706850281,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/amux.sv,,addr_mux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/amux.sv,1706844863,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/data_mux.sv,,amux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/data_mux.sv,1706850268,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/mem_buffer.sv,,data_mux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/mem_buffer.sv,1706892339,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_controller.sv,,mem_buffer,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_controller.sv,1706849379,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_datapath.sv,,ssc_controller,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_datapath.sv,1706892380,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_wrapper.sv,,ssc_datapath,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_wrapper.sv,1706894217,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sim_1/imports/Homework1-2024/ssc_tb.sv,,ssc_wrapper,,uvm,,,,,,
