Version 4.0 HI-TECH Software Intermediate Code
[v F3086 `(v ~T0 @X0 0 tf ]
[v F3087 `(v ~T0 @X0 0 tf ]
[v F3089 `(v ~T0 @X0 0 tf ]
[v F3090 `(v ~T0 @X0 0 tf ]
[v F3092 `(v ~T0 @X0 0 tf ]
[v F3093 `(v ~T0 @X0 0 tf ]
[v F3095 `(v ~T0 @X0 0 tf ]
[v F3096 `(v ~T0 @X0 0 tf ]
"159 MCAL_Layer/Usart/hal_usart.h
[; ;MCAL_Layer/Usart/hal_usart.h: 159: typedef struct {
[s S274 :1 `uc 1 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S274 . transmit_enable usart_9bit_tx_enable tx_interrupt_enable reserved ]
"170
[; ;MCAL_Layer/Usart/hal_usart.h: 170: typedef struct {
[s S275 :1 `uc 1 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S275 . recievce_enable usart_9bit_rx_enable rx_interrupt_enable reserved ]
"24 MCAL_Layer/Usart/hal_usart.c
[; ;MCAL_Layer/Usart/hal_usart.c: 24: Std_ReturnType EUSART_Async_Init(const usart_t *eusart){
[c E3032 0 1 2 3 4 5 .. ]
[n E3032 . EUSART_ASYNC_8BIT_LOW_SPEED EUSART_ASYNC_8BIT_HIGH_SPEED EUSART_ASYNC_16BIT_LOW_SPEED EUSART_ASYNC_16BIT_HIGH_SPEED EUSART_SYNC_8BIT EUSART_SYNC_16BIT  ]
[v F3058 `(v ~T0 @X0 0 tf ]
[v F3060 `(v ~T0 @X0 0 tf ]
[v F3062 `(v ~T0 @X0 0 tf ]
[v F3064 `(v ~T0 @X0 0 tf ]
"182 MCAL_Layer/Usart/hal_usart.h
[; ;MCAL_Layer/Usart/hal_usart.h: 182: typedef struct {
[s S276 `S274 1 `S275 1 `us 1 `E3032 1 `*F3058 1 `*F3060 1 `*F3062 1 `*F3064 1 ]
[n S276 . tx_cfg rx_cfg baudrate baudRate_gen EUSART_DefaultTxInterruptHandler EUSART_DefaultRxInterruptHandler EUSART_FramingErrorInterruptHandler EUSART_OverrunErrorInterruptHandler ]
"3031 C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3031:     struct {
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"3041
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3041:     struct {
[s S108 :3 `uc 1 :1 `uc 1 ]
[n S108 . . ADEN ]
"3045
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3045:     struct {
[s S109 :5 `uc 1 :1 `uc 1 ]
[n S109 . . SRENA ]
"3049
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3049:     struct {
[s S110 :6 `uc 1 :1 `uc 1 ]
[n S110 . . RC8_9 ]
"3053
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3053:     struct {
[s S111 :6 `uc 1 :1 `uc 1 ]
[n S111 . . RC9 ]
"3057
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3057:     struct {
[s S112 :1 `uc 1 ]
[n S112 . RCD8 ]
"3030
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3030: typedef union {
[u S106 `S107 1 `S108 1 `S109 1 `S110 1 `S111 1 `S112 1 ]
[n S106 . . . . . . . ]
"3061
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3061: extern volatile RCSTAbits_t RCSTAbits __attribute__((address(0xFAB)));
[v _RCSTAbits `VS106 ~T0 @X0 0 e@4011 ]
"1835
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1835:     struct {
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S65 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1845
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1845:     struct {
[s S66 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S66 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1834
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1834: typedef union {
[u S64 `S65 1 `S66 1 ]
[n S64 . . . ]
"1856
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1856: extern volatile TRISCbits_t TRISCbits __attribute__((address(0xF94)));
[v _TRISCbits `VS64 ~T0 @X0 0 e@3988 ]
"18 MCAL_Layer/Usart/hal_usart.c
[; ;MCAL_Layer/Usart/hal_usart.c: 18: static void EUSART_BaudRate_Calculation(const usart_t *eusart);
[v _EUSART_BaudRate_Calculation `(v ~T0 @X0 0 sf1`*CS276 ]
"16
[; ;MCAL_Layer/Usart/hal_usart.c: 16: static void EUSART_TxInit(const usart_t *eusart);
[v _EUSART_TxInit `(v ~T0 @X0 0 sf1`*CS276 ]
"17
[; ;MCAL_Layer/Usart/hal_usart.c: 17: static void EUSART_RxInit(const usart_t *eusart);
[v _EUSART_RxInit `(v ~T0 @X0 0 sf1`*CS276 ]
"2580 C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2580:     struct {
[s S89 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF PSPIF ]
"2590
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2590:     struct {
[s S90 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S90 . . TX1IF RC1IF ]
"2579
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2579: typedef union {
[u S88 `S89 1 `S90 1 ]
[n S88 . . . ]
"2596
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2596: extern volatile PIR1bits_t PIR1bits __attribute__((address(0xF9E)));
[v _PIR1bits `VS88 ~T0 @X0 0 e@3998 ]
"3498
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3498: extern volatile unsigned char RCREG __attribute__((address(0xFAE)));
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"3241
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3241:     struct {
[s S121 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S121 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3251
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3251:     struct {
[s S122 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S122 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"3261
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3261:     struct {
[s S123 :6 `uc 1 :1 `uc 1 ]
[n S123 . . TX8_9 ]
"3265
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3265:     struct {
[s S124 :1 `uc 1 ]
[n S124 . TXD8 ]
"3240
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3240: typedef union {
[u S120 `S121 1 `S122 1 `S123 1 `S124 1 ]
[n S120 . . . . . ]
"3269
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3269: extern volatile TXSTAbits_t TXSTAbits __attribute__((address(0xFAC)));
[v _TXSTAbits `VS120 ~T0 @X0 0 e@4012 ]
"2503
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2503:     struct {
[s S86 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S86 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE PSPIE ]
"2513
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2513:     struct {
[s S87 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S87 . . TX1IE RC1IE ]
"2502
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2502: typedef union {
[u S85 `S86 1 `S87 1 ]
[n S85 . . . ]
"2519
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2519: extern volatile PIE1bits_t PIE1bits __attribute__((address(0xF9D)));
[v _PIE1bits `VS85 ~T0 @X0 0 e@3997 ]
"3486
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3486: extern volatile unsigned char TXREG __attribute__((address(0xFAD)));
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"8 C:\Program Files\Microchip\xc8\v2.41\pic\include\builtins.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"6380 C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6380:     struct {
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6390
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6390:     struct {
[s S259 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S259 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6400
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6400:     struct {
[s S260 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S260 . . GIEL GIEH ]
"6379
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6379: typedef union {
[u S257 `S258 1 `S259 1 `S260 1 ]
[n S257 . . . . ]
"6406
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6406: extern volatile INTCONbits_t INTCONbits __attribute__((address(0xFF2)));
[v _INTCONbits `VS257 ~T0 @X0 0 e@4082 ]
"3994
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3994:     struct {
[s S151 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S151 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
"4004
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4004:     struct {
[s S152 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S152 . . SCKP RXCKP RCMT ]
"4010
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4010:     struct {
[s S153 :1 `uc 1 :1 `uc 1 ]
[n S153 . . W4E ]
"3993
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3993: typedef union {
[u S150 `S151 1 `S152 1 `S153 1 ]
[n S150 . . . . ]
"4015
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4015: extern volatile BAUDCONbits_t BAUDCONbits __attribute__((address(0xFB8)));
[v _BAUDCONbits `VS150 ~T0 @X0 0 e@4024 ]
"3510
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3510: extern volatile unsigned char SPBRG __attribute__((address(0xFAF)));
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"3522
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3522: extern volatile unsigned char SPBRGH __attribute__((address(0xFB0)));
[v _SPBRGH `Vuc ~T0 @X0 0 e@4016 ]
[v F3153 `(v ~T0 @X0 0 tf ]
[v F3155 `(v ~T0 @X0 0 tf ]
[v F3156 `(v ~T0 @X0 0 tf ]
[v F3157 `(v ~T0 @X0 0 tf ]
"54 C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 54: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"191
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 191: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"362
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 362: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"537
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 537: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"679
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 679: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"882
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 882: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"994
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 994: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"1106
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1106: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"1218
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1218: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"1330
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1330: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"1382
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1382: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"1387
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1387: __asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
"1604
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1604: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"1609
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1609: __asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
"1826
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1826: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"1831
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 1831: __asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
"2048
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2048: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"2053
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2053: __asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
"2270
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2270: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"2275
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2275: __asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
"2434
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2434: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"2499
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2499: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"2576
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2576: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"2653
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2653: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"2730
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2730: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"2796
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2796: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"2862
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2862: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"2928
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2928: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"2994
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 2994: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"3001
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3001: __asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
"3008
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3008: __asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
"3015
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3015: __asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
"3022
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3022: __asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
"3027
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3027: __asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
"3232
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3232: __asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
"3237
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3237: __asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
"3488
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3488: __asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
"3493
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3493: __asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
"3500
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3500: __asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
"3505
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3505: __asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
"3512
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3512: __asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
"3517
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3517: __asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
"3524
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3524: __asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
"3531
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3531: __asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
"3643
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3643: __asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
"3650
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3650: __asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
"3657
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3657: __asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
"3664
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3664: __asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
"3754
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3754: __asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
"3833
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3833: __asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
"3915
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3915: __asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
"3985
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3985: __asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
"3990
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 3990: __asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
"4157
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4157: __asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
"4236
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4236: __asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
"4243
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4243: __asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
"4250
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4250: __asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
"4257
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4257: __asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
"4354
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4354: __asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
"4361
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4361: __asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
"4368
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4368: __asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
"4375
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4375: __asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
"4446
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4446: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"4531
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4531: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"4650
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4650: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"4657
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4657: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"4664
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4664: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"4671
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4671: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"4733
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4733: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"4803
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 4803: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"5024
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5024: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"5031
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5031: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"5038
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5038: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"5109
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5109: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"5114
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5114: __asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
"5219
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5219: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"5226
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5226: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"5329
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5329: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"5336
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5336: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"5343
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5343: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"5350
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5350: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"5483
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5483: __asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
"5511
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5511: __asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
"5516
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5516: __asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
"5781
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5781: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"5858
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5858: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"5935
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5935: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"5942
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5942: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"5949
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5949: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"5956
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 5956: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"6027
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6027: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"6034
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6034: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"6041
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6041: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"6048
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6048: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"6055
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6055: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"6062
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6062: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"6069
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6069: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"6076
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6076: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"6083
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6083: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"6090
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6090: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"6097
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6097: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"6104
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6104: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"6111
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6111: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"6118
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6118: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"6125
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6125: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"6132
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6132: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"6139
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6139: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"6146
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6146: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"6158
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6158: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"6165
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6165: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"6172
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6172: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"6179
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6179: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"6186
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6186: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"6193
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6193: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"6200
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6200: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"6207
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6207: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"6214
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6214: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"6306
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6306: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"6376
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6376: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"6493
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6493: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"6500
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6500: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"6507
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6507: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"6514
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6514: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"6523
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6523: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"6530
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6530: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"6537
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6537: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"6544
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6544: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"6553
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6553: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"6560
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6560: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"6567
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6567: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"6574
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6574: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"6581
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6581: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"6588
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6588: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"6694
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6694: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"6701
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6701: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"6708
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6708: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"6715
[; ;C:\Program Files\Microchip\xc8\v2.41\pic\include\proc\pic18f4620.h: 6715: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"10 MCAL_Layer/Usart/hal_usart.c
[; ;MCAL_Layer/Usart/hal_usart.c: 10: static void (*EUSART_TxInterruptHandler) (void) = ((void*)0);
[v _EUSART_TxInterruptHandler `*F3086 ~T0 @X0 1 s ]
[i _EUSART_TxInterruptHandler
-> -> -> 0 `i `*v `*F3087
]
"11
[; ;MCAL_Layer/Usart/hal_usart.c: 11: static void (*EUSART_RxInterruptHandler) (void) = ((void*)0);
[v _EUSART_RxInterruptHandler `*F3089 ~T0 @X0 1 s ]
[i _EUSART_RxInterruptHandler
-> -> -> 0 `i `*v `*F3090
]
"12
[; ;MCAL_Layer/Usart/hal_usart.c: 12: static void (*EUSART_FrameErrorHandler) (void) = ((void*)0);
[v _EUSART_FrameErrorHandler `*F3092 ~T0 @X0 1 s ]
[i _EUSART_FrameErrorHandler
-> -> -> 0 `i `*v `*F3093
]
"13
[; ;MCAL_Layer/Usart/hal_usart.c: 13: static void (*EUSART_OverrunErrorHandler) (void) = ((void*)0);
[v _EUSART_OverrunErrorHandler `*F3095 ~T0 @X0 1 s ]
[i _EUSART_OverrunErrorHandler
-> -> -> 0 `i `*v `*F3096
]
"24
[; ;MCAL_Layer/Usart/hal_usart.c: 24: Std_ReturnType EUSART_Async_Init(const usart_t *eusart){
[v _EUSART_Async_Init `(uc ~T0 @X0 1 ef1`*CS276 ]
{
[e :U _EUSART_Async_Init ]
[v _eusart `*CS276 ~T0 @X0 1 r1 ]
[f ]
"26
[; ;MCAL_Layer/Usart/hal_usart.c: 26:     Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"28
[; ;MCAL_Layer/Usart/hal_usart.c: 28:     if(((void*)0) == eusart)
[e $ ! == -> -> -> 0 `i `*v `*CS276 _eusart 278  ]
"29
[; ;MCAL_Layer/Usart/hal_usart.c: 29:     {
{
"30
[; ;MCAL_Layer/Usart/hal_usart.c: 30:         ret = (Std_ReturnType)0x00;
[e = _ret -> -> 0 `i `uc ]
"31
[; ;MCAL_Layer/Usart/hal_usart.c: 31:     }
}
[e $U 279  ]
"33
[; ;MCAL_Layer/Usart/hal_usart.c: 33:     else
[e :U 278 ]
"34
[; ;MCAL_Layer/Usart/hal_usart.c: 34:     {
{
"36
[; ;MCAL_Layer/Usart/hal_usart.c: 36:         (RCSTAbits.SPEN = 0);
[e = . . _RCSTAbits 0 7 -> -> 0 `i `uc ]
"38
[; ;MCAL_Layer/Usart/hal_usart.c: 38:         TRISCbits.RC7 = 1;
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
"40
[; ;MCAL_Layer/Usart/hal_usart.c: 40:         TRISCbits.RC6 = 1;
[e = . . _TRISCbits 1 6 -> -> 1 `i `uc ]
"42
[; ;MCAL_Layer/Usart/hal_usart.c: 42:         EUSART_BaudRate_Calculation(eusart);
[e ( _EUSART_BaudRate_Calculation (1 _eusart ]
"44
[; ;MCAL_Layer/Usart/hal_usart.c: 44:         if(1 == eusart->tx_cfg.transmit_enable)
[e $ ! == -> 1 `i -> . . *U _eusart 0 0 `i 280  ]
"45
[; ;MCAL_Layer/Usart/hal_usart.c: 45:         {
{
"46
[; ;MCAL_Layer/Usart/hal_usart.c: 46:             EUSART_TxInit(eusart);
[e ( _EUSART_TxInit (1 _eusart ]
"47
[; ;MCAL_Layer/Usart/hal_usart.c: 47:         }
}
[e :U 280 ]
"49
[; ;MCAL_Layer/Usart/hal_usart.c: 49:         if(1 == eusart->rx_cfg.recievce_enable)
[e $ ! == -> 1 `i -> . . *U _eusart 1 0 `i 281  ]
"50
[; ;MCAL_Layer/Usart/hal_usart.c: 50:         {
{
"51
[; ;MCAL_Layer/Usart/hal_usart.c: 51:            EUSART_RxInit(eusart);
[e ( _EUSART_RxInit (1 _eusart ]
"52
[; ;MCAL_Layer/Usart/hal_usart.c: 52:         }
}
[e :U 281 ]
"55
[; ;MCAL_Layer/Usart/hal_usart.c: 55:          (RCSTAbits.SPEN = 1);
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
"56
[; ;MCAL_Layer/Usart/hal_usart.c: 56:             ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"57
[; ;MCAL_Layer/Usart/hal_usart.c: 57:         }
}
[e :U 279 ]
"58
[; ;MCAL_Layer/Usart/hal_usart.c: 58:     return ret;
[e ) _ret ]
[e $UE 277  ]
"60
[; ;MCAL_Layer/Usart/hal_usart.c: 60: }
[e :UE 277 ]
}
"66
[; ;MCAL_Layer/Usart/hal_usart.c: 66: Std_ReturnType EUSART_Async_DeInit(const usart_t *eusart){
[v _EUSART_Async_DeInit `(uc ~T0 @X0 1 ef1`*CS276 ]
{
[e :U _EUSART_Async_DeInit ]
[v _eusart `*CS276 ~T0 @X0 1 r1 ]
[f ]
"68
[; ;MCAL_Layer/Usart/hal_usart.c: 68: Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"70
[; ;MCAL_Layer/Usart/hal_usart.c: 70:     if(((void*)0) == eusart)
[e $ ! == -> -> -> 0 `i `*v `*CS276 _eusart 283  ]
"71
[; ;MCAL_Layer/Usart/hal_usart.c: 71:     {
{
"72
[; ;MCAL_Layer/Usart/hal_usart.c: 72:         ret = (Std_ReturnType)0x00;
[e = _ret -> -> 0 `i `uc ]
"73
[; ;MCAL_Layer/Usart/hal_usart.c: 73:     }
}
[e $U 284  ]
"75
[; ;MCAL_Layer/Usart/hal_usart.c: 75:     else
[e :U 283 ]
"76
[; ;MCAL_Layer/Usart/hal_usart.c: 76:     {
{
"79
[; ;MCAL_Layer/Usart/hal_usart.c: 79:         (RCSTAbits.SPEN = 0);
[e = . . _RCSTAbits 0 7 -> -> 0 `i `uc ]
"84
[; ;MCAL_Layer/Usart/hal_usart.c: 84:         ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"85
[; ;MCAL_Layer/Usart/hal_usart.c: 85:     }
}
[e :U 284 ]
"86
[; ;MCAL_Layer/Usart/hal_usart.c: 86:     return ret;
[e ) _ret ]
[e $UE 282  ]
"90
[; ;MCAL_Layer/Usart/hal_usart.c: 90: }
[e :UE 282 ]
}
"97
[; ;MCAL_Layer/Usart/hal_usart.c: 97: Std_ReturnType EUSART_Async_ReadByteBlocking(uint8 *_data){
[v _EUSART_Async_ReadByteBlocking `(uc ~T0 @X0 1 ef1`*uc ]
{
[e :U _EUSART_Async_ReadByteBlocking ]
[v __data `*uc ~T0 @X0 1 r1 ]
[f ]
"99
[; ;MCAL_Layer/Usart/hal_usart.c: 99:     Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"100
[; ;MCAL_Layer/Usart/hal_usart.c: 100:     if(((void*)0) == _data)
[e $ ! == -> -> -> 0 `i `*v `*uc __data 286  ]
"101
[; ;MCAL_Layer/Usart/hal_usart.c: 101:     {
{
"102
[; ;MCAL_Layer/Usart/hal_usart.c: 102:         ret = (Std_ReturnType)0x00;
[e = _ret -> -> 0 `i `uc ]
"103
[; ;MCAL_Layer/Usart/hal_usart.c: 103:     }
}
[e $U 287  ]
"104
[; ;MCAL_Layer/Usart/hal_usart.c: 104:     else
[e :U 286 ]
"105
[; ;MCAL_Layer/Usart/hal_usart.c: 105:     {
{
"106
[; ;MCAL_Layer/Usart/hal_usart.c: 106:         while(!(PIR1bits.RCIF));
[e $U 288  ]
[e :U 289 ]
[e :U 288 ]
[e $ ! != -> . . _PIR1bits 0 5 `i -> 0 `i 289  ]
[e :U 290 ]
"107
[; ;MCAL_Layer/Usart/hal_usart.c: 107:         *_data = RCREG;
[e = *U __data _RCREG ]
"108
[; ;MCAL_Layer/Usart/hal_usart.c: 108:         ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"109
[; ;MCAL_Layer/Usart/hal_usart.c: 109:     }
}
[e :U 287 ]
"110
[; ;MCAL_Layer/Usart/hal_usart.c: 110:     return ret;
[e ) _ret ]
[e $UE 285  ]
"111
[; ;MCAL_Layer/Usart/hal_usart.c: 111: }
[e :UE 285 ]
}
"117
[; ;MCAL_Layer/Usart/hal_usart.c: 117: Std_ReturnType EUSART_Async_ReadByteNonBlocking(uint8 *_data){
[v _EUSART_Async_ReadByteNonBlocking `(uc ~T0 @X0 1 ef1`*uc ]
{
[e :U _EUSART_Async_ReadByteNonBlocking ]
[v __data `*uc ~T0 @X0 1 r1 ]
[f ]
"119
[; ;MCAL_Layer/Usart/hal_usart.c: 119:     Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"121
[; ;MCAL_Layer/Usart/hal_usart.c: 121:     if(1 == PIR1bits.RCIF)
[e $ ! == -> 1 `i -> . . _PIR1bits 0 5 `i 292  ]
"122
[; ;MCAL_Layer/Usart/hal_usart.c: 122:     {
{
"124
[; ;MCAL_Layer/Usart/hal_usart.c: 124:     *_data = RCREG;
[e = *U __data _RCREG ]
"125
[; ;MCAL_Layer/Usart/hal_usart.c: 125:     ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"126
[; ;MCAL_Layer/Usart/hal_usart.c: 126:     }
}
[e $U 293  ]
"127
[; ;MCAL_Layer/Usart/hal_usart.c: 127:     else if(0 == PIR1bits.RCIF)
[e :U 292 ]
[e $ ! == -> 0 `i -> . . _PIR1bits 0 5 `i 294  ]
"128
[; ;MCAL_Layer/Usart/hal_usart.c: 128:     {
{
"130
[; ;MCAL_Layer/Usart/hal_usart.c: 130:     ret = (Std_ReturnType)0x00;
[e = _ret -> -> 0 `i `uc ]
"131
[; ;MCAL_Layer/Usart/hal_usart.c: 131:     }
}
[e :U 294 ]
[e :U 293 ]
"133
[; ;MCAL_Layer/Usart/hal_usart.c: 133:     return ret;
[e ) _ret ]
[e $UE 291  ]
"134
[; ;MCAL_Layer/Usart/hal_usart.c: 134: }
[e :UE 291 ]
}
"142
[; ;MCAL_Layer/Usart/hal_usart.c: 142: Std_ReturnType EUSART_Async_WriteByteBlocking(uint8 _data){
[v _EUSART_Async_WriteByteBlocking `(uc ~T0 @X0 1 ef1`uc ]
{
[e :U _EUSART_Async_WriteByteBlocking ]
[v __data `uc ~T0 @X0 1 r1 ]
[f ]
"144
[; ;MCAL_Layer/Usart/hal_usart.c: 144:     Std_ReturnType ret = (Std_ReturnType)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"146
[; ;MCAL_Layer/Usart/hal_usart.c: 146:         while(!(TXSTAbits.TRMT));
[e $U 296  ]
[e :U 297 ]
[e :U 296 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> 0 `i 297  ]
[e :U 298 ]
"148
[; ;MCAL_Layer/Usart/hal_usart.c: 148:         (PIE1bits.TXIE = 1);
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
"150
[; ;MCAL_Layer/Usart/hal_usart.c: 150:         TXREG = _data;
[e = _TXREG __data ]
"152
[; ;MCAL_Layer/Usart/hal_usart.c: 152:         ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"153
[; ;MCAL_Layer/Usart/hal_usart.c: 153:     return ret;
[e ) _ret ]
[e $UE 295  ]
"157
[; ;MCAL_Layer/Usart/hal_usart.c: 157: }
[e :UE 295 ]
}
"163
[; ;MCAL_Layer/Usart/hal_usart.c: 163: Std_ReturnType EUSART_Async_Rx_Restart(void){
[v _EUSART_Async_Rx_Restart `(uc ~T0 @X0 1 ef ]
{
[e :U _EUSART_Async_Rx_Restart ]
[f ]
"165
[; ;MCAL_Layer/Usart/hal_usart.c: 165:     Std_ReturnType ret = (Std_ReturnType)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"167
[; ;MCAL_Layer/Usart/hal_usart.c: 167:     (RCSTAbits.CREN = 0);
[e = . . _RCSTAbits 0 4 -> -> 0 `i `uc ]
"168
[; ;MCAL_Layer/Usart/hal_usart.c: 168:     (RCSTAbits.CREN = 1);
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
"169
[; ;MCAL_Layer/Usart/hal_usart.c: 169:     return ret;
[e ) _ret ]
[e $UE 299  ]
"170
[; ;MCAL_Layer/Usart/hal_usart.c: 170: }
[e :UE 299 ]
}
"173
[; ;MCAL_Layer/Usart/hal_usart.c: 173: Std_ReturnType EUSART_Async_WriteStringBlocking(uint8 *_data , uint16 str_length){
[v _EUSART_Async_WriteStringBlocking `(uc ~T0 @X0 1 ef2`*uc`us ]
{
[e :U _EUSART_Async_WriteStringBlocking ]
[v __data `*uc ~T0 @X0 1 r1 ]
[v _str_length `us ~T0 @X0 1 r2 ]
[f ]
"175
[; ;MCAL_Layer/Usart/hal_usart.c: 175:     Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"177
[; ;MCAL_Layer/Usart/hal_usart.c: 177:     uint8 counter_char = 0;
[v _counter_char `uc ~T0 @X0 1 a ]
[e = _counter_char -> -> 0 `i `uc ]
"179
[; ;MCAL_Layer/Usart/hal_usart.c: 179:     for (counter_char = 0; counter_char < str_length; counter_char++) {
{
[e = _counter_char -> -> 0 `i `uc ]
[e $U 304  ]
[e :U 301 ]
{
"180
[; ;MCAL_Layer/Usart/hal_usart.c: 180:        EUSART_Async_WriteByteBlocking(_data[counter_char]);
[e ( _EUSART_Async_WriteByteBlocking (1 *U + __data * -> _counter_char `ux -> -> # *U __data `ui `ux ]
"182
[; ;MCAL_Layer/Usart/hal_usart.c: 182:     }
}
[e ++ _counter_char -> -> 1 `i `uc ]
[e :U 304 ]
[e $ < -> _counter_char `ui -> _str_length `ui 301  ]
[e :U 302 ]
}
"183
[; ;MCAL_Layer/Usart/hal_usart.c: 183:     ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"184
[; ;MCAL_Layer/Usart/hal_usart.c: 184:     return ret;
[e ) _ret ]
[e $UE 300  ]
"185
[; ;MCAL_Layer/Usart/hal_usart.c: 185: }
[e :UE 300 ]
}
"188
[; ;MCAL_Layer/Usart/hal_usart.c: 188: Std_ReturnType EUSART_Async_WriteByteNonBlocking(uint8 _data){
[v _EUSART_Async_WriteByteNonBlocking `(uc ~T0 @X0 1 ef1`uc ]
{
[e :U _EUSART_Async_WriteByteNonBlocking ]
[v __data `uc ~T0 @X0 1 r1 ]
[f ]
"190
[; ;MCAL_Layer/Usart/hal_usart.c: 190:      Std_ReturnType ret = (Std_ReturnType)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"192
[; ;MCAL_Layer/Usart/hal_usart.c: 192:     if(1 == PIR1bits.TXIF)
[e $ ! == -> 1 `i -> . . _PIR1bits 0 4 `i 306  ]
"193
[; ;MCAL_Layer/Usart/hal_usart.c: 193:     {
{
"194
[; ;MCAL_Layer/Usart/hal_usart.c: 194:         __nop();
[e ( ___nop ..  ]
"195
[; ;MCAL_Layer/Usart/hal_usart.c: 195:         __nop();
[e ( ___nop ..  ]
"196
[; ;MCAL_Layer/Usart/hal_usart.c: 196:         TXREG = _data;
[e = _TXREG __data ]
"197
[; ;MCAL_Layer/Usart/hal_usart.c: 197:         ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"198
[; ;MCAL_Layer/Usart/hal_usart.c: 198:     }
}
[e $U 307  ]
"200
[; ;MCAL_Layer/Usart/hal_usart.c: 200:     else
[e :U 306 ]
"201
[; ;MCAL_Layer/Usart/hal_usart.c: 201:     {
{
"202
[; ;MCAL_Layer/Usart/hal_usart.c: 202:     ret = (Std_ReturnType)0x00;
[e = _ret -> -> 0 `i `uc ]
"203
[; ;MCAL_Layer/Usart/hal_usart.c: 203:     }
}
[e :U 307 ]
"207
[; ;MCAL_Layer/Usart/hal_usart.c: 207:     return ret;
[e ) _ret ]
[e $UE 305  ]
"209
[; ;MCAL_Layer/Usart/hal_usart.c: 209: }
[e :UE 305 ]
}
"210
[; ;MCAL_Layer/Usart/hal_usart.c: 210: Std_ReturnType EUSART_Async_WriteStringNonBlocking(uint8 *_data , uint16 str_length){
[v _EUSART_Async_WriteStringNonBlocking `(uc ~T0 @X0 1 ef2`*uc`us ]
{
[e :U _EUSART_Async_WriteStringNonBlocking ]
[v __data `*uc ~T0 @X0 1 r1 ]
[v _str_length `us ~T0 @X0 1 r2 ]
[f ]
"212
[; ;MCAL_Layer/Usart/hal_usart.c: 212:      Std_ReturnType ret = (Std_ReturnType)0x00;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 0 `i `uc ]
"214
[; ;MCAL_Layer/Usart/hal_usart.c: 214:     uint8 counter_char = 0;
[v _counter_char `uc ~T0 @X0 1 a ]
[e = _counter_char -> -> 0 `i `uc ]
"216
[; ;MCAL_Layer/Usart/hal_usart.c: 216:     for (counter_char = 0; counter_char < str_length; counter_char++) {
{
[e = _counter_char -> -> 0 `i `uc ]
[e $U 312  ]
[e :U 309 ]
{
"217
[; ;MCAL_Layer/Usart/hal_usart.c: 217:        EUSART_Async_WriteByteNonBlocking(_data[counter_char]);
[e ( _EUSART_Async_WriteByteNonBlocking (1 *U + __data * -> _counter_char `ux -> -> # *U __data `ui `ux ]
"219
[; ;MCAL_Layer/Usart/hal_usart.c: 219:     }
}
[e ++ _counter_char -> -> 1 `i `uc ]
[e :U 312 ]
[e $ < -> _counter_char `ui -> _str_length `ui 309  ]
[e :U 310 ]
}
"220
[; ;MCAL_Layer/Usart/hal_usart.c: 220:     ret = (Std_ReturnType)0x01;
[e = _ret -> -> 1 `i `uc ]
"221
[; ;MCAL_Layer/Usart/hal_usart.c: 221:     return ret;
[e ) _ret ]
[e $UE 308  ]
"223
[; ;MCAL_Layer/Usart/hal_usart.c: 223: }
[e :UE 308 ]
}
"227
[; ;MCAL_Layer/Usart/hal_usart.c: 227: static void EUSART_TxInit(const usart_t *eusart){
[v _EUSART_TxInit `(v ~T0 @X0 1 sf1`*CS276 ]
{
[e :U _EUSART_TxInit ]
[v _eusart `*CS276 ~T0 @X0 1 r1 ]
[f ]
"230
[; ;MCAL_Layer/Usart/hal_usart.c: 230:     (TXSTAbits.TXEN = 1);
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
"231
[; ;MCAL_Layer/Usart/hal_usart.c: 231:      EUSART_TxInterruptHandler = eusart->EUSART_DefaultTxInterruptHandler;
[e = _EUSART_TxInterruptHandler . *U _eusart 4 ]
"232
[; ;MCAL_Layer/Usart/hal_usart.c: 232:     if(1 == eusart->tx_cfg.tx_interrupt_enable)
[e $ ! == -> 1 `i -> . . *U _eusart 0 2 `i 314  ]
"233
[; ;MCAL_Layer/Usart/hal_usart.c: 233:     {
{
"235
[; ;MCAL_Layer/Usart/hal_usart.c: 235:     (PIE1bits.TXIE = 1);
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
"251
[; ;MCAL_Layer/Usart/hal_usart.c: 251:     (INTCONbits.GIE = 1);
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"252
[; ;MCAL_Layer/Usart/hal_usart.c: 252:     (INTCONbits.PEIE = 1);
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
"255
[; ;MCAL_Layer/Usart/hal_usart.c: 255:      }
}
[e :U 314 ]
"257
[; ;MCAL_Layer/Usart/hal_usart.c: 257:      if(1 == eusart->tx_cfg.usart_9bit_tx_enable)
[e $ ! == -> 1 `i -> . . *U _eusart 0 1 `i 315  ]
"258
[; ;MCAL_Layer/Usart/hal_usart.c: 258:      {
{
"259
[; ;MCAL_Layer/Usart/hal_usart.c: 259:          (TXSTAbits.TX9 = 1);
[e = . . _TXSTAbits 0 6 -> -> 1 `i `uc ]
"260
[; ;MCAL_Layer/Usart/hal_usart.c: 260:      }
}
[e $U 316  ]
"261
[; ;MCAL_Layer/Usart/hal_usart.c: 261:      else if(0 == eusart->tx_cfg.usart_9bit_tx_enable)
[e :U 315 ]
[e $ ! == -> 0 `i -> . . *U _eusart 0 1 `i 317  ]
"262
[; ;MCAL_Layer/Usart/hal_usart.c: 262:      {
{
"263
[; ;MCAL_Layer/Usart/hal_usart.c: 263:          (TXSTAbits.TX9 = 0);
[e = . . _TXSTAbits 0 6 -> -> 0 `i `uc ]
"264
[; ;MCAL_Layer/Usart/hal_usart.c: 264:      }
}
[e $U 318  ]
"265
[; ;MCAL_Layer/Usart/hal_usart.c: 265:      else { }
[e :U 317 ]
{
}
[e :U 318 ]
[e :U 316 ]
"267
[; ;MCAL_Layer/Usart/hal_usart.c: 267: }
[e :UE 313 ]
}
"268
[; ;MCAL_Layer/Usart/hal_usart.c: 268: static void EUSART_RxInit(const usart_t *eusart){
[v _EUSART_RxInit `(v ~T0 @X0 1 sf1`*CS276 ]
{
[e :U _EUSART_RxInit ]
[v _eusart `*CS276 ~T0 @X0 1 r1 ]
[f ]
"270
[; ;MCAL_Layer/Usart/hal_usart.c: 270:     (RCSTAbits.CREN = 1);
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
"271
[; ;MCAL_Layer/Usart/hal_usart.c: 271:      EUSART_RxInterruptHandler = eusart->EUSART_DefaultRxInterruptHandler;
[e = _EUSART_RxInterruptHandler . *U _eusart 5 ]
"272
[; ;MCAL_Layer/Usart/hal_usart.c: 272:      EUSART_FrameErrorHandler = eusart->EUSART_FramingErrorInterruptHandler;
[e = _EUSART_FrameErrorHandler . *U _eusart 6 ]
"273
[; ;MCAL_Layer/Usart/hal_usart.c: 273:      EUSART_OverrunErrorHandler = eusart->EUSART_OverrunErrorInterruptHandler;
[e = _EUSART_OverrunErrorHandler . *U _eusart 7 ]
"274
[; ;MCAL_Layer/Usart/hal_usart.c: 274:         if(1 == eusart->rx_cfg.rx_interrupt_enable){
[e $ ! == -> 1 `i -> . . *U _eusart 1 2 `i 320  ]
{
"277
[; ;MCAL_Layer/Usart/hal_usart.c: 277:     (PIE1bits.RCIE = 1);
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
"292
[; ;MCAL_Layer/Usart/hal_usart.c: 292:     (INTCONbits.GIE = 1);
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"293
[; ;MCAL_Layer/Usart/hal_usart.c: 293:     (INTCONbits.PEIE = 1);
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
"296
[; ;MCAL_Layer/Usart/hal_usart.c: 296:         }
}
[e :U 320 ]
"297
[; ;MCAL_Layer/Usart/hal_usart.c: 297:      if(1 == eusart->rx_cfg.usart_9bit_rx_enable)
[e $ ! == -> 1 `i -> . . *U _eusart 1 1 `i 321  ]
"298
[; ;MCAL_Layer/Usart/hal_usart.c: 298:      {
{
"299
[; ;MCAL_Layer/Usart/hal_usart.c: 299:          (RCSTAbits.RX9 = 1);
[e = . . _RCSTAbits 0 6 -> -> 1 `i `uc ]
"300
[; ;MCAL_Layer/Usart/hal_usart.c: 300:      }
}
[e $U 322  ]
"301
[; ;MCAL_Layer/Usart/hal_usart.c: 301:      else if(0 == eusart->rx_cfg.usart_9bit_rx_enable)
[e :U 321 ]
[e $ ! == -> 0 `i -> . . *U _eusart 1 1 `i 323  ]
"302
[; ;MCAL_Layer/Usart/hal_usart.c: 302:      {
{
"303
[; ;MCAL_Layer/Usart/hal_usart.c: 303:          (RCSTAbits.RX9 = 0);
[e = . . _RCSTAbits 0 6 -> -> 0 `i `uc ]
"304
[; ;MCAL_Layer/Usart/hal_usart.c: 304:      }
}
[e $U 324  ]
"305
[; ;MCAL_Layer/Usart/hal_usart.c: 305:      else { }
[e :U 323 ]
{
}
[e :U 324 ]
[e :U 322 ]
"308
[; ;MCAL_Layer/Usart/hal_usart.c: 308: }
[e :UE 319 ]
}
"311
[; ;MCAL_Layer/Usart/hal_usart.c: 311: static void EUSART_BaudRate_Calculation(const usart_t *eusart){
[v _EUSART_BaudRate_Calculation `(v ~T0 @X0 1 sf1`*CS276 ]
{
[e :U _EUSART_BaudRate_Calculation ]
[v _eusart `*CS276 ~T0 @X0 1 r1 ]
[f ]
"313
[; ;MCAL_Layer/Usart/hal_usart.c: 313:     uint16 temp = 0;
[v _temp `us ~T0 @X0 1 a ]
[e = _temp -> -> 0 `i `us ]
"314
[; ;MCAL_Layer/Usart/hal_usart.c: 314:      switch(eusart->baudRate_gen)
[e $U 327  ]
"315
[; ;MCAL_Layer/Usart/hal_usart.c: 315:     {
{
"316
[; ;MCAL_Layer/Usart/hal_usart.c: 316:         case EUSART_ASYNC_8BIT_LOW_SPEED:
[e :U 328 ]
"317
[; ;MCAL_Layer/Usart/hal_usart.c: 317:              (TXSTAbits.SYNC = 0);
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
"318
[; ;MCAL_Layer/Usart/hal_usart.c: 318:              (TXSTAbits.BRGH = 0);
[e = . . _TXSTAbits 0 2 -> -> 0 `i `uc ]
"319
[; ;MCAL_Layer/Usart/hal_usart.c: 319:              (BAUDCONbits.BRG16 = 0);
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
"320
[; ;MCAL_Layer/Usart/hal_usart.c: 320:              SPBRG = (uint8)(((8000000UL) / ((float)(eusart->baudrate)*64)) - 1);
[e = _SPBRG -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 64 `i `f -> -> 1 `i `f `uc ]
"321
[; ;MCAL_Layer/Usart/hal_usart.c: 321:              break;
[e $U 326  ]
"322
[; ;MCAL_Layer/Usart/hal_usart.c: 322:         case EUSART_ASYNC_8BIT_HIGH_SPEED:
[e :U 329 ]
"323
[; ;MCAL_Layer/Usart/hal_usart.c: 323:              (TXSTAbits.SYNC = 0);
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
"324
[; ;MCAL_Layer/Usart/hal_usart.c: 324:              (TXSTAbits.BRGH = 1);
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
"325
[; ;MCAL_Layer/Usart/hal_usart.c: 325:              (BAUDCONbits.BRG16 = 0);
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
"326
[; ;MCAL_Layer/Usart/hal_usart.c: 326:              SPBRG = (uint8)(((8000000UL) / ((float)(eusart->baudrate)*16)) - 1);
[e = _SPBRG -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 16 `i `f -> -> 1 `i `f `uc ]
"327
[; ;MCAL_Layer/Usart/hal_usart.c: 327:              break;
[e $U 326  ]
"328
[; ;MCAL_Layer/Usart/hal_usart.c: 328:         case EUSART_ASYNC_16BIT_LOW_SPEED:
[e :U 330 ]
"329
[; ;MCAL_Layer/Usart/hal_usart.c: 329:              (TXSTAbits.SYNC = 0);
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
"330
[; ;MCAL_Layer/Usart/hal_usart.c: 330:              (TXSTAbits.BRGH = 0);
[e = . . _TXSTAbits 0 2 -> -> 0 `i `uc ]
"331
[; ;MCAL_Layer/Usart/hal_usart.c: 331:              (BAUDCONbits.BRG16 = 1);
[e = . . _BAUDCONbits 0 3 -> -> 1 `i `uc ]
"332
[; ;MCAL_Layer/Usart/hal_usart.c: 332:              temp = (uint16)(((8000000UL) / ((float)(eusart->baudrate)*16)) - 1);
[e = _temp -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 16 `i `f -> -> 1 `i `f `us ]
"333
[; ;MCAL_Layer/Usart/hal_usart.c: 333:              SPBRG = (uint8)temp;
[e = _SPBRG -> _temp `uc ]
"334
[; ;MCAL_Layer/Usart/hal_usart.c: 334:              SPBRGH = (uint8)(temp>>8);
[e = _SPBRGH -> >> -> _temp `ui -> 8 `i `uc ]
"335
[; ;MCAL_Layer/Usart/hal_usart.c: 335:              break;
[e $U 326  ]
"336
[; ;MCAL_Layer/Usart/hal_usart.c: 336:         case EUSART_ASYNC_16BIT_HIGH_SPEED:
[e :U 331 ]
"337
[; ;MCAL_Layer/Usart/hal_usart.c: 337:              (TXSTAbits.SYNC = 0);
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
"338
[; ;MCAL_Layer/Usart/hal_usart.c: 338:              (TXSTAbits.BRGH = 1);
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
"339
[; ;MCAL_Layer/Usart/hal_usart.c: 339:              (BAUDCONbits.BRG16 = 1);
[e = . . _BAUDCONbits 0 3 -> -> 1 `i `uc ]
"340
[; ;MCAL_Layer/Usart/hal_usart.c: 340:              temp = (uint16)(((8000000UL) / ((float)(eusart->baudrate)*4)) - 1);
[e = _temp -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 4 `i `f -> -> 1 `i `f `us ]
"341
[; ;MCAL_Layer/Usart/hal_usart.c: 341:              SPBRG = (uint8)temp;
[e = _SPBRG -> _temp `uc ]
"342
[; ;MCAL_Layer/Usart/hal_usart.c: 342:              SPBRGH = (uint8)(temp>>8);
[e = _SPBRGH -> >> -> _temp `ui -> 8 `i `uc ]
"343
[; ;MCAL_Layer/Usart/hal_usart.c: 343:              break;
[e $U 326  ]
"344
[; ;MCAL_Layer/Usart/hal_usart.c: 344:         case EUSART_SYNC_8BIT:
[e :U 332 ]
"345
[; ;MCAL_Layer/Usart/hal_usart.c: 345:              (TXSTAbits.SYNC = 1);
[e = . . _TXSTAbits 0 4 -> -> 1 `i `uc ]
"346
[; ;MCAL_Layer/Usart/hal_usart.c: 346:              (BAUDCONbits.BRG16 = 0);
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
"347
[; ;MCAL_Layer/Usart/hal_usart.c: 347:              SPBRG = (uint8)(((8000000UL) / ((float)(eusart->baudrate)*4)) - 1);
[e = _SPBRG -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 4 `i `f -> -> 1 `i `f `uc ]
"348
[; ;MCAL_Layer/Usart/hal_usart.c: 348:              break;
[e $U 326  ]
"349
[; ;MCAL_Layer/Usart/hal_usart.c: 349:         case EUSART_SYNC_16BIT:
[e :U 333 ]
"350
[; ;MCAL_Layer/Usart/hal_usart.c: 350:              (TXSTAbits.SYNC = 1);
[e = . . _TXSTAbits 0 4 -> -> 1 `i `uc ]
"351
[; ;MCAL_Layer/Usart/hal_usart.c: 351:              (BAUDCONbits.BRG16 = 1);
[e = . . _BAUDCONbits 0 3 -> -> 1 `i `uc ]
"352
[; ;MCAL_Layer/Usart/hal_usart.c: 352:              temp = (uint16)(((8000000UL) / ((float)(eusart->baudrate)*4)) - 1);
[e = _temp -> - / -> -> 8000000 `ul `f * -> . *U _eusart 2 `f -> -> 4 `i `f -> -> 1 `i `f `us ]
"353
[; ;MCAL_Layer/Usart/hal_usart.c: 353:              SPBRG = (uint8)temp;
[e = _SPBRG -> _temp `uc ]
"354
[; ;MCAL_Layer/Usart/hal_usart.c: 354:              SPBRGH = (uint8)(temp>>8);
[e = _SPBRGH -> >> -> _temp `ui -> 8 `i `uc ]
"355
[; ;MCAL_Layer/Usart/hal_usart.c: 355:              break;
[e $U 326  ]
"356
[; ;MCAL_Layer/Usart/hal_usart.c: 356:          default: ;
[e :U 334 ]
"357
[; ;MCAL_Layer/Usart/hal_usart.c: 357:     }
}
[e $U 326  ]
[e :U 327 ]
[e [\ -> . *U _eusart 3 `ui , $ -> . `E3032 0 `ui 328
 , $ -> . `E3032 1 `ui 329
 , $ -> . `E3032 2 `ui 330
 , $ -> . `E3032 3 `ui 331
 , $ -> . `E3032 4 `ui 332
 , $ -> . `E3032 5 `ui 333
 334 ]
[e :U 326 ]
"358
[; ;MCAL_Layer/Usart/hal_usart.c: 358: }
[e :UE 325 ]
}
"360
[; ;MCAL_Layer/Usart/hal_usart.c: 360: void Tx_ISR(void){
[v _Tx_ISR `(v ~T0 @X0 1 ef ]
{
[e :U _Tx_ISR ]
[f ]
"363
[; ;MCAL_Layer/Usart/hal_usart.c: 363:     (PIE1bits.TXIE = 0);
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
"364
[; ;MCAL_Layer/Usart/hal_usart.c: 364:     if(EUSART_TxInterruptHandler)
[e $ ! != _EUSART_TxInterruptHandler -> -> 0 `i `*F3153 336  ]
"365
[; ;MCAL_Layer/Usart/hal_usart.c: 365:     {EUSART_TxInterruptHandler();}
{
[e ( *U _EUSART_TxInterruptHandler ..  ]
}
[e :U 336 ]
"367
[; ;MCAL_Layer/Usart/hal_usart.c: 367: }
[e :UE 335 ]
}
"368
[; ;MCAL_Layer/Usart/hal_usart.c: 368: void Rx_ISR(void){
[v _Rx_ISR `(v ~T0 @X0 1 ef ]
{
[e :U _Rx_ISR ]
[f ]
"373
[; ;MCAL_Layer/Usart/hal_usart.c: 373:     if(EUSART_RxInterruptHandler)
[e $ ! != _EUSART_RxInterruptHandler -> -> 0 `i `*F3155 338  ]
"374
[; ;MCAL_Layer/Usart/hal_usart.c: 374:     {EUSART_RxInterruptHandler();}
{
[e ( *U _EUSART_RxInterruptHandler ..  ]
}
[e :U 338 ]
"376
[; ;MCAL_Layer/Usart/hal_usart.c: 376:     if(EUSART_FrameErrorHandler)
[e $ ! != _EUSART_FrameErrorHandler -> -> 0 `i `*F3156 339  ]
"377
[; ;MCAL_Layer/Usart/hal_usart.c: 377:     {EUSART_FrameErrorHandler();}
{
[e ( *U _EUSART_FrameErrorHandler ..  ]
}
[e :U 339 ]
"379
[; ;MCAL_Layer/Usart/hal_usart.c: 379:     if(EUSART_OverrunErrorHandler)
[e $ ! != _EUSART_OverrunErrorHandler -> -> 0 `i `*F3157 340  ]
"380
[; ;MCAL_Layer/Usart/hal_usart.c: 380:     {EUSART_OverrunErrorHandler();}
{
[e ( *U _EUSART_OverrunErrorHandler ..  ]
}
[e :U 340 ]
"382
[; ;MCAL_Layer/Usart/hal_usart.c: 382: }
[e :UE 337 ]
}
