
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001085    0.087343 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013231    0.033475    0.124656    0.211999 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033513    0.001007    0.213006 v fanout47/A (sg13g2_buf_8)
     8    0.046344    0.022167    0.059778    0.272784 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.022582    0.002328    0.275112 v _167_/B1 (sg13g2_a21oi_1)
     1    0.007735    0.039594    0.040302    0.315414 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.039606    0.000547    0.315960 ^ _168_/B (sg13g2_nor2_1)
     1    0.003072    0.016474    0.024214    0.340175 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.016475    0.000179    0.340354 v _292_/D (sg13g2_dfrbpq_1)
                                              0.340354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001085    0.087343 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237343   clock uncertainty
                                  0.000000    0.237343   clock reconvergence pessimism
                                 -0.021905    0.215438   library hold time
                                              0.215438   data required time
---------------------------------------------------------------------------------------------
                                              0.215438   data required time
                                             -0.340354   data arrival time
---------------------------------------------------------------------------------------------
                                              0.124916   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042819    0.001431    0.225686 ^ fanout54/A (sg13g2_buf_8)
     8    0.043442    0.023172    0.058749    0.284435 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023207    0.000392    0.284827 ^ _158_/A (sg13g2_nor3_1)
     2    0.012752    0.032640    0.041262    0.326089 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.032666    0.000740    0.326829 v _159_/B (sg13g2_xnor2_1)
     1    0.001725    0.018808    0.035341    0.362171 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.018808    0.000067    0.362238 v _291_/D (sg13g2_dfrbpq_1)
                                              0.362238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016160    0.001181    0.087439 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237439   clock uncertainty
                                  0.000000    0.237439   clock reconvergence pessimism
                                 -0.022443    0.214996   library hold time
                                              0.214996   data required time
---------------------------------------------------------------------------------------------
                                              0.214996   data required time
                                             -0.362238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.147242   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016154    0.001060    0.087317 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009682    0.026315    0.119197    0.206515 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026321    0.000397    0.206911 v fanout65/A (sg13g2_buf_8)
     7    0.050477    0.022996    0.057628    0.264539 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.023660    0.002918    0.267456 v _141_/B (sg13g2_xnor2_1)
     2    0.011319    0.053828    0.061654    0.329111 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.053837    0.000699    0.329810 v _272_/B (sg13g2_xnor2_1)
     1    0.001864    0.019269    0.040546    0.370356 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.019269    0.000070    0.370427 v _285_/D (sg13g2_dfrbpq_1)
                                              0.370427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016154    0.001060    0.087317 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237317   clock uncertainty
                                  0.000000    0.237317   clock reconvergence pessimism
                                 -0.022550    0.214767   library hold time
                                              0.214767   data required time
---------------------------------------------------------------------------------------------
                                              0.214767   data required time
                                             -0.370427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155660   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001081    0.087338 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003492    0.014483    0.109153    0.196491 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.014483    0.000137    0.196629 v fanout63/A (sg13g2_buf_2)
     4    0.032230    0.041971    0.068041    0.264670 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.042093    0.001761    0.266431 v _143_/B (sg13g2_xor2_1)
     2    0.011490    0.034460    0.068682    0.335113 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.034463    0.000374    0.335488 v _273_/B (sg13g2_xor2_1)
     1    0.002652    0.018141    0.038824    0.374312 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.018141    0.000098    0.374410 v _286_/D (sg13g2_dfrbpq_1)
                                              0.374410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001081    0.087338 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237338   clock uncertainty
                                  0.000000    0.237338   clock reconvergence pessimism
                                 -0.022289    0.215049   library hold time
                                              0.215049   data required time
---------------------------------------------------------------------------------------------
                                              0.215049   data required time
                                             -0.374410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.159361   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016160    0.001181    0.087439 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007441    0.021893    0.115509    0.202948 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.021921    0.000479    0.203427 v output2/A (sg13g2_buf_2)
     1    0.080918    0.090184    0.108538    0.311965 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.090397    0.003605    0.315570 v sign (out)
                                              0.315570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.315570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.165570   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001085    0.087343 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013231    0.033475    0.124656    0.211999 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033513    0.001007    0.213006 v fanout47/A (sg13g2_buf_8)
     8    0.046344    0.022167    0.059778    0.272784 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.022359    0.001486    0.274270 v _147_/A (sg13g2_xor2_1)
     2    0.011790    0.035074    0.065178    0.339448 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.035078    0.000386    0.339834 v _275_/B (sg13g2_xor2_1)
     1    0.003046    0.018875    0.040218    0.380052 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.018875    0.000113    0.380165 v _288_/D (sg13g2_dfrbpq_2)
                                              0.380165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.236297   clock uncertainty
                                  0.000000    0.236297   clock reconvergence pessimism
                                 -0.022588    0.213709   library hold time
                                              0.213709   data required time
---------------------------------------------------------------------------------------------
                                              0.213709   data required time
                                             -0.380165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.166456   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001085    0.087343 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013231    0.033475    0.124656    0.211999 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033502    0.000855    0.212854 v fanout48/A (sg13g2_buf_2)
     5    0.032220    0.042678    0.074670    0.287524 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.042988    0.002883    0.290408 v _151_/A (sg13g2_xnor2_1)
     1    0.006435    0.034614    0.058202    0.348610 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.034640    0.000502    0.349112 v _152_/B (sg13g2_xnor2_1)
     1    0.003871    0.025909    0.042330    0.391442 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025910    0.000221    0.391663 v _290_/D (sg13g2_dfrbpq_1)
                                              0.391663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236296   clock uncertainty
                                  0.000000    0.236296   clock reconvergence pessimism
                                 -0.024213    0.212083   library hold time
                                              0.212083   data required time
---------------------------------------------------------------------------------------------
                                              0.212083   data required time
                                             -0.391663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.179580   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000409    0.086309 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.021249    0.031100    0.131068    0.217377 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031181    0.001383    0.218760 v fanout59/A (sg13g2_buf_8)
     8    0.043695    0.021466    0.057974    0.276734 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.021907    0.002195    0.278929 v _145_/B (sg13g2_xnor2_1)
     2    0.012513    0.058329    0.064627    0.343556 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.058345    0.000792    0.344348 v _274_/B (sg13g2_xor2_1)
     1    0.004179    0.020572    0.050926    0.395274 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.020572    0.000237    0.395511 v _287_/D (sg13g2_dfrbpq_2)
                                              0.395511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000409    0.086309 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.236309   clock uncertainty
                                  0.000000    0.236309   clock reconvergence pessimism
                                 -0.022980    0.213329   library hold time
                                              0.213329   data required time
---------------------------------------------------------------------------------------------
                                              0.213329   data required time
                                             -0.395511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182182   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016155    0.001085    0.087343 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013231    0.033475    0.124656    0.211999 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033502    0.000855    0.212854 v fanout48/A (sg13g2_buf_2)
     5    0.032220    0.042678    0.074670    0.287524 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.042902    0.002442    0.289966 v _136_/A (sg13g2_xnor2_1)
     2    0.010865    0.051735    0.071923    0.361889 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.051738    0.000276    0.362165 v _149_/A (sg13g2_xor2_1)
     1    0.002257    0.017361    0.045341    0.407506 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017361    0.000085    0.407590 v _289_/D (sg13g2_dfrbpq_1)
                                              0.407590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000415    0.086315 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236315   clock uncertainty
                                  0.000000    0.236315   clock reconvergence pessimism
                                 -0.022238    0.214077   library hold time
                                              0.214077   data required time
---------------------------------------------------------------------------------------------
                                              0.214077   data required time
                                             -0.407590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193513   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.010169    0.032919    0.121695    0.207991 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032924    0.000432    0.208423 ^ fanout50/A (sg13g2_buf_8)
     8    0.055082    0.026791    0.058728    0.267151 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.027108    0.002161    0.269312 ^ fanout49/A (sg13g2_buf_8)
     8    0.034588    0.020230    0.051739    0.321051 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.020426    0.001547    0.322598 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.003907    0.014712    0.021432    0.344030 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.014714    0.000290    0.344320 v output7/A (sg13g2_buf_2)
     1    0.081734    0.090753    0.107283    0.451603 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.090846    0.002407    0.454010 v sine_out[12] (out)
                                              0.454010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304010   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.010169    0.032919    0.121695    0.207991 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032924    0.000432    0.208423 ^ fanout50/A (sg13g2_buf_8)
     8    0.055082    0.026791    0.058728    0.267151 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.027108    0.002161    0.269312 ^ fanout49/A (sg13g2_buf_8)
     8    0.034588    0.020230    0.051739    0.321051 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.020448    0.001643    0.322695 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003506    0.014003    0.020824    0.343518 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.014003    0.000140    0.343659 v output8/A (sg13g2_buf_2)
     1    0.083171    0.092293    0.107830    0.451488 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.092414    0.002763    0.454251 v sine_out[13] (out)
                                              0.454251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304251   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000415    0.086315 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009456    0.025866    0.118530    0.204845 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025872    0.000388    0.205233 v fanout52/A (sg13g2_buf_8)
     8    0.047152    0.022014    0.056454    0.261687 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.023858    0.004932    0.266619 v _213_/A1 (sg13g2_o21ai_1)
     1    0.003903    0.029335    0.060819    0.327438 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.029335    0.000155    0.327593 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.003231    0.015072    0.022274    0.349867 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.015073    0.000127    0.349994 v output4/A (sg13g2_buf_2)
     1    0.083277    0.092974    0.105647    0.455641 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.093614    0.006293    0.461934 v sine_out[0] (out)
                                              0.461934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.461934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311934   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042772    0.000766    0.225022 ^ fanout55/A (sg13g2_buf_8)
     8    0.042848    0.022706    0.057916    0.282938 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.027426    0.007911    0.290849 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.005750    0.036543    0.049809    0.340657 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.036568    0.000736    0.341394 v output12/A (sg13g2_buf_2)
     1    0.083764    0.093740    0.113889    0.455282 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.094473    0.006749    0.462031 v sine_out[17] (out)
                                              0.462031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.462031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312031   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.010169    0.032919    0.121695    0.207991 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032924    0.000432    0.208423 ^ fanout50/A (sg13g2_buf_8)
     8    0.055082    0.026791    0.058728    0.267151 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.027108    0.002161    0.269312 ^ fanout49/A (sg13g2_buf_8)
     8    0.034588    0.020230    0.051739    0.321051 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.020537    0.001997    0.323048 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.007341    0.021345    0.026854    0.349902 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.021398    0.000834    0.350737 v output21/A (sg13g2_buf_2)
     1    0.081794    0.090870    0.109887    0.460624 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.090962    0.002398    0.463022 v sine_out[9] (out)
                                              0.463022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313022   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.010169    0.032919    0.121695    0.207991 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032924    0.000432    0.208423 ^ fanout50/A (sg13g2_buf_8)
     8    0.055082    0.026791    0.058728    0.267151 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.027108    0.002161    0.269312 ^ fanout49/A (sg13g2_buf_8)
     8    0.034588    0.020230    0.051739    0.321051 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.020783    0.002784    0.323836 ^ _263_/A (sg13g2_nor2_1)
     1    0.006515    0.022060    0.028557    0.352392 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.022067    0.000230    0.352622 v output6/A (sg13g2_buf_2)
     1    0.081703    0.090786    0.110054    0.462676 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090881    0.002425    0.465102 v sine_out[11] (out)
                                              0.465102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315102   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042819    0.001431    0.225686 ^ fanout54/A (sg13g2_buf_8)
     8    0.043442    0.023172    0.058749    0.284435 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.026726    0.007156    0.291590 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.011184    0.030001    0.062115    0.353705 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.030041    0.000890    0.354595 v output19/A (sg13g2_buf_2)
     1    0.081832    0.091496    0.110826    0.465421 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.092008    0.005592    0.471013 v sine_out[7] (out)
                                              0.471013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321013   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009942    0.026831    0.119314    0.205610 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026838    0.000422    0.206032 v fanout50/A (sg13g2_buf_8)
     8    0.054503    0.024135    0.058740    0.264772 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.024470    0.002123    0.266895 v fanout49/A (sg13g2_buf_8)
     8    0.033824    0.018748    0.053464    0.320359 v fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.019157    0.002362    0.322720 v _267_/B1 (sg13g2_o21ai_1)
     1    0.004335    0.021954    0.027226    0.349946 ^ _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.021955    0.000304    0.350250 ^ output9/A (sg13g2_buf_2)
     1    0.083387    0.114150    0.113547    0.463797 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.115360    0.009486    0.473283 ^ sine_out[14] (out)
                                              0.473283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323283   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.010169    0.032919    0.121695    0.207991 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032924    0.000432    0.208423 ^ fanout50/A (sg13g2_buf_8)
     8    0.055082    0.026791    0.058728    0.267151 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.026934    0.001424    0.268575 ^ _269_/B (sg13g2_and2_1)
     1    0.005004    0.022347    0.060322    0.328897 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.022347    0.000199    0.329097 ^ _270_/A2 (sg13g2_a21oi_1)
     1    0.004676    0.021278    0.043897    0.372994 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.021279    0.000343    0.373336 v output11/A (sg13g2_buf_2)
     1    0.085394    0.095256    0.109391    0.482727 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.095951    0.006629    0.489356 v sine_out[16] (out)
                                              0.489356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339356   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000396    0.086296 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009942    0.026831    0.119314    0.205610 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026838    0.000422    0.206032 v fanout50/A (sg13g2_buf_8)
     8    0.054503    0.024135    0.058740    0.264772 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.024964    0.003472    0.268244 v _249_/S (sg13g2_mux2_1)
     1    0.004002    0.021092    0.065130    0.333374 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.021092    0.000161    0.333535 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.006656    0.034906    0.039543    0.373078 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.034924    0.000636    0.373714 v output14/A (sg13g2_buf_2)
     1    0.081596    0.090779    0.114913    0.488627 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090870    0.002384    0.491011 v sine_out[2] (out)
                                              0.491011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341011   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000415    0.086315 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009683    0.031741    0.120795    0.207110 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031746    0.000397    0.207507 ^ fanout52/A (sg13g2_buf_8)
     8    0.048121    0.024385    0.056255    0.263762 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.025978    0.004782    0.268544 ^ _218_/A (sg13g2_nor2b_1)
     3    0.013667    0.035051    0.039066    0.307610 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.035076    0.000777    0.308388 v _228_/B (sg13g2_nand2b_1)
     1    0.004254    0.020328    0.029549    0.337937 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.020329    0.000306    0.338242 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.004759    0.017820    0.041125    0.379367 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.017831    0.000310    0.379678 v output13/A (sg13g2_buf_2)
     1    0.082567    0.092223    0.106373    0.486051 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092809    0.006000    0.492051 v sine_out[1] (out)
                                              0.492051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.492051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342051   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042772    0.000766    0.225022 ^ fanout55/A (sg13g2_buf_8)
     8    0.042848    0.022706    0.057916    0.282938 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.027403    0.007888    0.290826 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.004799    0.022706    0.048942    0.339768 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.022706    0.000194    0.339962 ^ _261_/B (sg13g2_nand2_1)
     1    0.006394    0.033227    0.042065    0.382027 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.033234    0.000387    0.382414 v output5/A (sg13g2_buf_2)
     1    0.081629    0.090801    0.114284    0.496698 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.090893    0.002396    0.499094 v sine_out[10] (out)
                                              0.499094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.499094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349094   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016161    0.001194    0.087452 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.022132    0.037501    0.133022    0.220474 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.037567    0.001438    0.221912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009700    0.038263    0.267478    0.489390 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.038266    0.000766    0.490156 ^ fanout67/A (sg13g2_buf_8)
     8    0.045218    0.023924    0.058355    0.548511 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.024342    0.002268    0.550779 ^ _133_/A (sg13g2_inv_2)
     4    0.014094    0.020265    0.025049    0.575828 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.020273    0.000319    0.576148 v _284_/D (sg13g2_dfrbpq_2)
                                              0.576148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016161    0.001194    0.087452 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.237452   clock uncertainty
                                  0.000000    0.237452   clock reconvergence pessimism
                                 -0.022781    0.214671   library hold time
                                              0.214671   data required time
---------------------------------------------------------------------------------------------
                                              0.214671   data required time
                                             -0.576148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361477   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016161    0.001194    0.087452 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.022132    0.037501    0.133022    0.220474 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.037714    0.002401    0.222876 ^ fanout66/A (sg13g2_buf_8)
     8    0.042465    0.022669    0.056339    0.279214 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025241    0.005646    0.284861 ^ _254_/B (sg13g2_and3_1)
     2    0.009522    0.036606    0.089958    0.374818 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.036615    0.000562    0.375380 ^ _255_/C (sg13g2_nor3_1)
     1    0.004546    0.019699    0.027927    0.403308 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.019700    0.000288    0.403596 v output17/A (sg13g2_buf_2)
     1    0.081815    0.090877    0.109255    0.512851 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090970    0.002398    0.515249 v sine_out[5] (out)
                                              0.515249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.515249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365249   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042819    0.001431    0.225686 ^ fanout54/A (sg13g2_buf_8)
     8    0.043442    0.023172    0.058749    0.284435 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.026291    0.006631    0.291065 ^ fanout53/A (sg13g2_buf_2)
     8    0.033415    0.050472    0.075138    0.366203 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.050563    0.001567    0.367770 ^ _253_/A (sg13g2_nor3_1)
     1    0.007221    0.025009    0.042044    0.409814 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.025036    0.000644    0.410458 v output16/A (sg13g2_buf_2)
     1    0.081624    0.090722    0.111165    0.521623 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.090813    0.002376    0.523999 v sine_out[4] (out)
                                              0.523999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373999   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000397    0.086297 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.026647    0.042758    0.137958    0.224255 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042819    0.001431    0.225686 ^ fanout54/A (sg13g2_buf_8)
     8    0.043442    0.023172    0.058749    0.284435 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.026291    0.006631    0.291065 ^ fanout53/A (sg13g2_buf_2)
     8    0.033415    0.050472    0.075138    0.366203 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.050524    0.001073    0.367276 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.004089    0.015902    0.048508    0.415784 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.015904    0.000267    0.416051 v output18/A (sg13g2_buf_2)
     1    0.081994    0.091549    0.105493    0.521544 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.092073    0.005659    0.527203 v sine_out[6] (out)
                                              0.527203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377203   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000409    0.086309 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.021249    0.031100    0.131068    0.217377 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031181    0.001383    0.218760 v fanout59/A (sg13g2_buf_8)
     8    0.043695    0.021466    0.057974    0.276734 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.022370    0.003393    0.280127 v _164_/A (sg13g2_nand2_1)
     4    0.014363    0.043621    0.042824    0.322951 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.043625    0.000358    0.323309 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.007453    0.025806    0.081071    0.404380 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.025820    0.000559    0.404939 ^ output10/A (sg13g2_buf_2)
     1    0.083161    0.113195    0.119513    0.524452 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.113315    0.003032    0.527484 ^ sine_out[15] (out)
                                              0.527484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377484   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016161    0.001194    0.087452 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.021145    0.031118    0.130766    0.218218 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.031367    0.002285    0.220503 v fanout66/A (sg13g2_buf_8)
     8    0.041696    0.020659    0.056520    0.277023 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.023377    0.005548    0.282570 v _254_/B (sg13g2_and3_1)
     2    0.009238    0.026175    0.061400    0.343970 v _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.026188    0.000538    0.344508 v _258_/A2 (sg13g2_a21oi_1)
     1    0.006923    0.036755    0.061527    0.406035 ^ _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.036767    0.000510    0.406544 ^ output20/A (sg13g2_buf_2)
     1    0.082041    0.111935    0.121035    0.527579 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112330    0.005426    0.533006 ^ sine_out[8] (out)
                                              0.533006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383006   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015965    0.000989    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018755    0.015345    0.044217    0.085900 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015347    0.000409    0.086309 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.021586    0.036745    0.132705    0.219014 ^ _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036805    0.001311    0.220325 ^ fanout60/A (sg13g2_buf_1)
     4    0.016809    0.049611    0.071069    0.291394 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.049638    0.000559    0.291952 ^ _210_/B (sg13g2_nor2_1)
     2    0.009334    0.030661    0.038740    0.330692 v _210_/Y (sg13g2_nor2_1)
                                                         _039_ (net)
                      0.030680    0.000621    0.331313 v _251_/B (sg13g2_nand2_1)
     3    0.014968    0.048852    0.049401    0.380715 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.048888    0.001063    0.381777 ^ _252_/B (sg13g2_nor2_1)
     1    0.008507    0.026476    0.036722    0.418499 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.026553    0.001104    0.419603 v output15/A (sg13g2_buf_2)
     1    0.081645    0.090760    0.111745    0.531348 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.090852    0.002396    0.533744 v sine_out[3] (out)
                                              0.533744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383744   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016160    0.001181    0.087439 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007485    0.026455    0.116961    0.204400 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026461    0.000383    0.204783 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006930    0.031642    0.256793    0.461576 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.031646    0.000534    0.462110 ^ _129_/A (sg13g2_inv_2)
     2    0.015743    0.023305    0.028056    0.490166 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.023395    0.001166    0.491332 v output3/A (sg13g2_buf_2)
     1    0.080996    0.090267    0.109202    0.600534 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.090472    0.003544    0.604077 v signB (out)
                                              0.604077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.604077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454077   slack (MET)



