This folder contains projects and labwork done related to Verilog/SystemVerilog and FPGA/ASIC design (ECE 351 - Verilog and FPGA Design).
