<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="The JIF Tools Explorer is an interactive web-based application built with Streamlit that provides a graphical interface for configuring and exploring JESD204 based systems with Analog Devices converters and clock chips." name="description" />

    <title>JIF Tools Explorer &#8212; pyadi-jif v0.1.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="_static/app.min.css?v=31a9e0ba" />
    <link rel="stylesheet" type="text/css" href="_static/css/style.css?v=632a43e7" />
    <script async="async" src="_static/app.umd.js?v=3a4867e9"></script>
    <link rel="icon" href="_static/favicon.png"/>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Usage Flows" href="flow.html" />
    <link rel="prev" title="JIF Tools Quick Start Guide" href="tools_quickstart.html" />
   
  
  
  <meta name="repository" content="pyadi-jif">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".md">
  
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head>
  
    <body>
  
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="index.html">
          <div>pyadi-jif</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="./index.html" class="current">pyadi-jif</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div class="header localtoc-header">
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">JIF Tools Explorer</a><ul>
<li><a class="reference internal" href="#installation">Installation</a></li>
<li><a class="reference internal" href="#launching-the-application">Launching the Application</a></li>
<li><a class="reference internal" href="#application-overview">Application Overview</a></li>
<li><a class="reference internal" href="#jesd204-mode-selector">JESD204 Mode Selector</a><ul>
<li><a class="reference internal" href="#features">Features</a></li>
<li><a class="reference internal" href="#usage">Usage</a><ul>
<li><a class="reference internal" href="#select-a-converter">1. Select a Converter</a></li>
<li><a class="reference internal" href="#configure-datapath">2. Configure Datapath</a></li>
<li><a class="reference internal" href="#set-converter-rate">3. Set Converter Rate</a></li>
<li><a class="reference internal" href="#filter-jesd-modes">4. Filter JESD Modes</a></li>
<li><a class="reference internal" href="#view-results">5. View Results</a></li>
</ul>
</li>
<li><a class="reference internal" href="#example-workflow">Example Workflow</a></li>
</ul>
</li>
<li><a class="reference internal" href="#clock-configurator">Clock Configurator</a><ul>
<li><a class="reference internal" href="#id1">Features</a></li>
<li><a class="reference internal" href="#id2">Usage</a><ul>
<li><a class="reference internal" href="#select-a-clock-chip">1. Select a Clock Chip</a></li>
<li><a class="reference internal" href="#configure-clocks">2. Configure Clocks</a></li>
<li><a class="reference internal" href="#internal-configuration">3. Internal Configuration</a></li>
<li><a class="reference internal" href="#id3">4. View Results</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id4">Example Workflow</a></li>
</ul>
</li>
<li><a class="reference internal" href="#system-configurator">System Configurator</a><ul>
<li><a class="reference internal" href="#id5">Features</a></li>
<li><a class="reference internal" href="#id6">Usage</a><ul>
<li><a class="reference internal" href="#select-components">1. Select Components</a></li>
<li><a class="reference internal" href="#configure-converter">2. Configure Converter</a></li>
<li><a class="reference internal" href="#configure-fpga">3. Configure FPGA</a></li>
<li><a class="reference internal" href="#set-vcxo-reference">4. Set VCXO/Reference</a></li>
<li><a class="reference internal" href="#solve-and-view">5. Solve and View</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id7">Example Workflow</a></li>
</ul>
</li>
<li><a class="reference internal" href="#tips-and-best-practices">Tips and Best Practices</a><ul>
<li><a class="reference internal" href="#performance-optimization">Performance Optimization</a></li>
<li><a class="reference internal" href="#common-workflows">Common Workflows</a><ul>
<li><a class="reference internal" href="#finding-compatible-modes">Finding Compatible Modes</a></li>
<li><a class="reference internal" href="#clock-system-design">Clock System Design</a></li>
<li><a class="reference internal" href="#system-integration">System Integration</a></li>
</ul>
</li>
<li><a class="reference internal" href="#troubleshooting">Troubleshooting</a></li>
</ul>
</li>
<li><a class="reference internal" href="#api-access">API Access</a></li>
<li><a class="reference internal" href="#screenshots">Screenshots</a><ul>
<li><a class="reference internal" href="#id8">JESD204 Mode Selector</a></li>
<li><a class="reference internal" href="#id9">Clock Configurator</a></li>
<li><a class="reference internal" href="#id10">System Configurator</a></li>
</ul>
</li>
<li><a class="reference internal" href="#technical-details">Technical Details</a><ul>
<li><a class="reference internal" href="#architecture">Architecture</a></li>
<li><a class="reference internal" href="#state-management">State Management</a></li>
<li><a class="reference internal" href="#performance-considerations">Performance Considerations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#contributing">Contributing</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
<li><a class="reference internal" href="#see-also">See Also</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="index.html">
      <img class="only-light" src="_static/logos/PyADI-JIF_logo_cropped.png"/>
      <img class="only-dark" src="_static/logos/PyADI-JIF_logo_w_cropped.png"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="./index.html" class="current">pyadi-jif</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="install.html">Installing PyADI-JIF</a></li>
<li class="toctree-l1"><a class="reference internal" href="tools_quickstart.html">JIF Tools Quick Start Guide</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">JIF Tools Explorer</a></li>
<li class="toctree-l1"><a class="reference internal" href="flow.html">Usage Flows</a></li>
<li class="toctree-l1"><a class="reference internal" href="converters.html">Data converters</a></li>
<li class="toctree-l1"><a class="reference internal" href="clocks.html">Clock chips</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="fpgas/index.html">FPGAs</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="fpgas/fpgas.html">FPGA Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="fpgas/fpga_internal.html">FPGA Clocking</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="parts.html">Supported Parts</a></li>
<li class="toctree-l1"><a class="reference internal" href="defs.html">JESD204 Definitions</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="devs/index.html">Reference APIs</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="devs/converters.html">Converter Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="devs/clocks.html">Clock Chip Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="devs/plls.html">PLLs Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="devs/fpga_ref.html">FPGA Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="devs/jesd.html">JESD204 Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="draw.html">Drawings</a></li>
<li class="toctree-l1"><a class="reference internal" href="developers.html">Developer documentation</a></li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb empty"><ol></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="jif-tools-explorer">
<h1>JIF Tools Explorer<a class="headerlink" href="#jif-tools-explorer" title="Link to this heading"></a></h1>
<p>The JIF Tools Explorer is an interactive web-based application built with Streamlit that provides a graphical interface for configuring and exploring JESD204 based systems with Analog Devices converters and clock chips.</p>
<div class="tip admonition">
<p class="admonition-title">New to JIF Tools?</p>
<p>Check out the <a class="reference internal" href="tools_quickstart.html"><span class="std std-doc">Quick Start Guide</span></a> for step-by-step examples to get up and running in minutes!</p>
</div>
<section id="installation">
<h2>Installation<a class="headerlink" href="#installation" title="Link to this heading"></a></h2>
<p>The JIF Tools Explorer is included with the pyadi-jif package. Install it with:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>pip<span class="w"> </span>install<span class="w"> </span><span class="s1">&#39;pyadi-jif[cplex]&#39;</span>
</pre></div>
</div>
<p>For development or to include Streamlit dependencies:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>pip<span class="w"> </span>install<span class="w"> </span><span class="s1">&#39;pyadi-jif[cplex,tools]&#39;</span>
</pre></div>
</div>
</section>
<section id="launching-the-application">
<h2>Launching the Application<a class="headerlink" href="#launching-the-application" title="Link to this heading"></a></h2>
<p>Once installed, you can launch the JIF Tools Explorer from the command line:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>jiftools
</pre></div>
</div>
<p>This will start a local web server and automatically open the application in your default web browser. The application typically runs at <code class="docutils literal notranslate"><span class="pre">http://localhost:8501</span></code>.</p>
</section>
<section id="application-overview">
<h2>Application Overview<a class="headerlink" href="#application-overview" title="Link to this heading"></a></h2>
<p>The JIF Tools Explorer provides three main tools accessible from the sidebar:</p>
<ol class="arabic simple">
<li><p><strong>JESD204 Mode Selector</strong> - Explore and filter JESD204 modes for ADI converters</p></li>
<li><p><strong>Clock Configurator</strong> - Configure clock distribution chips for your system</p></li>
<li><p><strong>System Configurator</strong> - Complete end-to-end system configuration (FPGA + Converter + Clock)</p></li>
</ol>
</section>
<hr class="docutils" />
<section id="jesd204-mode-selector">
<h2>JESD204 Mode Selector<a class="headerlink" href="#jesd204-mode-selector" title="Link to this heading"></a></h2>
<p>The JESD204 Mode Selector helps you find suitable JESD204 modes for your ADI converter based on your application requirements.</p>
<section id="features">
<h3>Features<a class="headerlink" href="#features" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><strong>Part Selection</strong>: Choose from a wide range of ADI converters (ADCs, DACs, MxFEs, Transceivers)</p></li>
<li><p><strong>Datapath Configuration</strong>: Configure decimation/interpolation settings</p></li>
<li><p><strong>Sample Rate Control</strong>: Set converter sample rates with flexible units (Hz, kHz, MHz, GHz)</p></li>
<li><p><strong>Mode Filtering</strong>: Filter JESD204 modes by parameters (M, L, N, Np, F, S, K, HD, CS)</p></li>
<li><p><strong>Validation</strong>: Automatically validates modes against device constraints</p></li>
<li><p><strong>Visual Diagrams</strong>: View clock tree diagrams for ADC converters</p></li>
<li><p><strong>Export</strong>: Export mode tables to CSV</p></li>
</ul>
</section>
<section id="usage">
<h3>Usage<a class="headerlink" href="#usage" title="Link to this heading"></a></h3>
<section id="select-a-converter">
<h4>1. Select a Converter<a class="headerlink" href="#select-a-converter" title="Link to this heading"></a></h4>
<p>From the “Select a part” dropdown, choose your converter. The list includes:</p>
<ul class="simple">
<li><p>ADCs: AD9680, AD9625, etc.</p></li>
<li><p>DACs: AD9144, AD9136, etc.</p></li>
<li><p>MxFEs: AD9081, AD9082, etc.</p></li>
<li><p>Transceivers: adrv9009, etc.</p></li>
</ul>
</section>
<section id="configure-datapath">
<h4>2. Configure Datapath<a class="headerlink" href="#configure-datapath" title="Link to this heading"></a></h4>
<p>In the “Datapath Configuration” section:</p>
<p><strong>For ADCs:</strong></p>
<ul class="simple">
<li><p>Set decimation values (CDDC, FDDC if available)</p></li>
<li><p>Configure converter sample rate</p></li>
</ul>
<p><strong>For DACs:</strong></p>
<ul class="simple">
<li><p>Set interpolation values (CDUC, FDUC if available)</p></li>
<li><p>Configure converter sample rate</p></li>
</ul>
</section>
<section id="set-converter-rate">
<h4>3. Set Converter Rate<a class="headerlink" href="#set-converter-rate" title="Link to this heading"></a></h4>
<ol class="arabic simple">
<li><p>Select units (Hz, kHz, MHz, or GHz)</p></li>
<li><p>Enter the desired converter rate</p></li>
<li><p>The derived sample rate will be calculated automatically</p></li>
</ol>
</section>
<section id="filter-jesd-modes">
<h4>4. Filter JESD Modes<a class="headerlink" href="#filter-jesd-modes" title="Link to this heading"></a></h4>
<p>Use the multiselect controls in the “Configuration” section to filter modes by JESD204 parameters:</p>
<ul class="simple">
<li><p><strong>M</strong>: Number of converters</p></li>
<li><p><strong>L</strong>: Number of lanes</p></li>
<li><p><strong>N</strong>: Converter resolution</p></li>
<li><p><strong>Np</strong>: Number of bits per sample</p></li>
<li><p><strong>F</strong>: Octets per frame</p></li>
<li><p><strong>S</strong>: Samples per converter per frame cycle</p></li>
<li><p><strong>K</strong>: Frames per multiframe</p></li>
<li><p><strong>HD</strong>: High density mode</p></li>
<li><p><strong>CS</strong>: Control bits per sample</p></li>
</ul>
</section>
<section id="view-results">
<h4>5. View Results<a class="headerlink" href="#view-results" title="Link to this heading"></a></h4>
<p>The “JESD204 Modes” section displays:</p>
<ul class="simple">
<li><p>Valid modes matching your criteria</p></li>
<li><p>Lane rates and sample rates for each mode</p></li>
<li><p>Toggle to show/hide invalid modes</p></li>
</ul>
</section>
</section>
<section id="example-workflow">
<h3>Example Workflow<a class="headerlink" href="#example-workflow" title="Link to this heading"></a></h3>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Example: Configure AD9680 for 1 GSPS operation</span>

<span class="mf">1.</span> <span class="n">Select</span> <span class="n">part</span><span class="p">:</span> <span class="s2">&quot;AD9680&quot;</span>
<span class="mf">2.</span> <span class="n">Set</span> <span class="n">decimation</span><span class="p">:</span> <span class="mi">1</span> <span class="p">(</span><span class="n">no</span> <span class="n">decimation</span><span class="p">)</span>
<span class="mf">3.</span> <span class="n">Set</span> <span class="n">units</span><span class="p">:</span> <span class="n">GHz</span>
<span class="mf">4.</span> <span class="n">Set</span> <span class="n">converter</span> <span class="n">rate</span><span class="p">:</span> <span class="mf">1.0</span> <span class="n">GHz</span>
<span class="mf">5.</span> <span class="n">Filter</span> <span class="n">by</span> <span class="n">L</span><span class="o">=</span><span class="mi">4</span> <span class="p">(</span><span class="mi">4</span> <span class="n">lanes</span><span class="p">)</span>
<span class="mf">6.</span> <span class="n">Review</span> <span class="n">valid</span> <span class="n">modes</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">table</span>
<span class="mf">7.</span> <span class="n">Note</span> <span class="n">lane</span> <span class="n">rates</span> <span class="k">for</span> <span class="n">FPGA</span> <span class="n">configuration</span>
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="clock-configurator">
<h2>Clock Configurator<a class="headerlink" href="#clock-configurator" title="Link to this heading"></a></h2>
<p>The Clock Configurator helps you configure ADI clock distribution chips (e.g., HMC7044, AD9545) to generate the required clocks for your system.</p>
<section id="id1">
<h3>Features<a class="headerlink" href="#id1" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><strong>Multi-Clock Output</strong>: Configure multiple output clocks with different frequencies</p></li>
<li><p><strong>Reference Clock</strong>: Set input reference clock frequency</p></li>
<li><p><strong>Internal Configuration</strong>: Control internal clock chip parameters (VCO, dividers, etc.)</p></li>
<li><p><strong>Visual Diagrams</strong>: View generated clock tree diagrams</p></li>
<li><p><strong>Device Tree Export</strong>: Export configuration as device tree fragments (for supported chips)</p></li>
</ul>
</section>
<section id="id2">
<h3>Usage<a class="headerlink" href="#id2" title="Link to this heading"></a></h3>
<section id="select-a-clock-chip">
<h4>1. Select a Clock Chip<a class="headerlink" href="#select-a-clock-chip" title="Link to this heading"></a></h4>
<p>Choose from supported clock chips:</p>
<ul class="simple">
<li><p>HMC7044 - High-performance clock distribution</p></li>
<li><p>AD9545 - Quad/Octal Clock Generator &amp; Synchronizer</p></li>
<li><p>And more…</p></li>
</ul>
</section>
<section id="configure-clocks">
<h4>2. Configure Clocks<a class="headerlink" href="#configure-clocks" title="Link to this heading"></a></h4>
<p><strong>Reference Clock:</strong></p>
<ul class="simple">
<li><p>Set the input reference clock frequency</p></li>
</ul>
<p><strong>Output Clocks:</strong></p>
<ol class="arabic simple">
<li><p>Specify number of clock outputs needed</p></li>
<li><p>For each output:</p>
<ul class="simple">
<li><p>Set the desired frequency</p></li>
<li><p>Assign a descriptive name (e.g., “ADC_CLK”, “FPGA_REF”)</p></li>
</ul>
</li>
</ol>
</section>
<section id="internal-configuration">
<h4>3. Internal Configuration<a class="headerlink" href="#internal-configuration" title="Link to this heading"></a></h4>
<p>Adjust internal parameters if needed:</p>
<ul class="simple">
<li><p>VCO frequency ranges</p></li>
<li><p>Divider values</p></li>
<li><p>Distribution settings</p></li>
</ul>
<p>The tool will automatically calculate valid configurations.</p>
</section>
<section id="id3">
<h4>4. View Results<a class="headerlink" href="#id3" title="Link to this heading"></a></h4>
<p>If a valid configuration is found:</p>
<ul class="simple">
<li><p>Configuration parameters are displayed</p></li>
<li><p>Clock tree diagram shows the signal flow</p></li>
<li><p>Device tree fragment (if supported) for Linux driver integration</p></li>
</ul>
</section>
</section>
<section id="id4">
<h3>Example Workflow<a class="headerlink" href="#id4" title="Link to this heading"></a></h3>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Example: HMC7044 configuration for AD9680 + FPGA</span>

<span class="mf">1.</span> <span class="n">Select</span> <span class="n">part</span><span class="p">:</span> <span class="s2">&quot;hmc7044&quot;</span>
<span class="mf">2.</span> <span class="n">Set</span> <span class="n">reference</span> <span class="n">clock</span><span class="p">:</span> <span class="mi">125</span> <span class="n">MHz</span>
<span class="mf">3.</span> <span class="n">Configure</span> <span class="n">outputs</span><span class="p">:</span>
   <span class="o">-</span> <span class="n">Output</span> <span class="mi">1</span><span class="p">:</span> <span class="mi">1000</span> <span class="n">MHz</span> <span class="p">(</span><span class="n">name</span><span class="p">:</span> <span class="s2">&quot;ADC_SAMPLE_CLK&quot;</span><span class="p">)</span>
   <span class="o">-</span> <span class="n">Output</span> <span class="mi">2</span><span class="p">:</span> <span class="mi">250</span> <span class="n">MHz</span> <span class="p">(</span><span class="n">name</span><span class="p">:</span> <span class="s2">&quot;FPGA_REF_CLK&quot;</span><span class="p">)</span>
<span class="mf">4.</span> <span class="n">Review</span> <span class="n">generated</span> <span class="n">configuration</span>
<span class="mf">5.</span> <span class="n">View</span> <span class="n">clock</span> <span class="n">tree</span> <span class="n">diagram</span>
<span class="mf">6.</span> <span class="n">Export</span> <span class="n">device</span> <span class="n">tree</span> <span class="n">fragment</span>
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="system-configurator">
<h2>System Configurator<a class="headerlink" href="#system-configurator" title="Link to this heading"></a></h2>
<p>The System Configurator provides end-to-end configuration of a complete JESD204 system including FPGA, converter, and clock chip.</p>
<section id="id5">
<h3>Features<a class="headerlink" href="#id5" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><strong>Complete System</strong>: Configure all components together</p></li>
<li><p><strong>FPGA Integration</strong>: Set up FPGA transceiver parameters (Xilinx, Intel)</p></li>
<li><p><strong>Development Kit Presets</strong>: Quick setup for common evaluation boards</p></li>
<li><p><strong>Automatic Solving</strong>: Automatically finds valid configurations across all components</p></li>
<li><p><strong>System Diagram</strong>: Visualize the complete system architecture</p></li>
</ul>
</section>
<section id="id6">
<h3>Usage<a class="headerlink" href="#id6" title="Link to this heading"></a></h3>
<section id="select-components">
<h4>1. Select Components<a class="headerlink" href="#select-components" title="Link to this heading"></a></h4>
<p>Choose:</p>
<ul class="simple">
<li><p><strong>Converter</strong>: Your ADI converter (ADC/DAC/MxFE)</p></li>
<li><p><strong>Clock Chip</strong>: Clock distribution chip</p></li>
<li><p><strong>FPGA</strong>: Target FPGA vendor (Xilinx, Intel)</p></li>
</ul>
</section>
<section id="configure-converter">
<h4>2. Configure Converter<a class="headerlink" href="#configure-converter" title="Link to this heading"></a></h4>
<p>Set converter parameters:</p>
<ul class="simple">
<li><p>Sample clock frequency</p></li>
<li><p>Decimation/interpolation</p></li>
<li><p>JESD204 mode</p></li>
</ul>
</section>
<section id="configure-fpga">
<h4>3. Configure FPGA<a class="headerlink" href="#configure-fpga" title="Link to this heading"></a></h4>
<p>Select FPGA settings:</p>
<ul class="simple">
<li><p>Development kit (optional)</p></li>
<li><p>Transceiver type (QPLL/CPLL for Xilinx)</p></li>
<li><p>Reference clock frequency</p></li>
</ul>
</section>
<section id="set-vcxo-reference">
<h4>4. Set VCXO/Reference<a class="headerlink" href="#set-vcxo-reference" title="Link to this heading"></a></h4>
<p>Specify the system reference clock (VCXO) frequency.</p>
</section>
<section id="solve-and-view">
<h4>5. Solve and View<a class="headerlink" href="#solve-and-view" title="Link to this heading"></a></h4>
<p>Click solve to:</p>
<ul class="simple">
<li><p>Calculate complete system configuration</p></li>
<li><p>Validate all constraints are met</p></li>
<li><p>Generate system diagram</p></li>
<li><p>Show configuration for all components</p></li>
</ul>
</section>
</section>
<section id="id7">
<h3>Example Workflow<a class="headerlink" href="#id7" title="Link to this heading"></a></h3>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Example: AD9680 + HMC7044 + Xilinx ZCU102</span>

<span class="mf">1.</span> <span class="n">Create</span> <span class="n">system</span><span class="p">:</span>
   <span class="o">-</span> <span class="n">Converter</span><span class="p">:</span> <span class="s2">&quot;AD9680&quot;</span>
   <span class="o">-</span> <span class="n">Clock</span><span class="p">:</span> <span class="s2">&quot;hmc7044&quot;</span>
   <span class="o">-</span> <span class="n">FPGA</span><span class="p">:</span> <span class="s2">&quot;xilinx&quot;</span>
   <span class="o">-</span> <span class="n">VCXO</span><span class="p">:</span> <span class="mi">125</span> <span class="n">MHz</span>

<span class="mf">2.</span> <span class="n">Configure</span> <span class="n">converter</span><span class="p">:</span>
   <span class="o">-</span> <span class="n">Sample</span> <span class="n">rate</span><span class="p">:</span> <span class="mi">1</span> <span class="n">GSPS</span>
   <span class="o">-</span> <span class="n">Decimation</span><span class="p">:</span> <span class="mi">1</span>
   <span class="o">-</span> <span class="n">Mode</span><span class="p">:</span> <span class="mh">0x88</span>
   <span class="o">-</span> <span class="n">K</span><span class="p">:</span> <span class="mi">32</span>

<span class="mf">3.</span> <span class="n">Configure</span> <span class="n">FPGA</span><span class="p">:</span>
   <span class="o">-</span> <span class="n">Dev</span> <span class="n">kit</span><span class="p">:</span> <span class="s2">&quot;zcu102&quot;</span>
   <span class="o">-</span> <span class="n">Force</span> <span class="n">QPLL</span><span class="p">:</span> <span class="n">Yes</span>

<span class="mf">4.</span> <span class="n">Solve</span> <span class="n">system</span>

<span class="mf">5.</span> <span class="n">View</span> <span class="n">results</span><span class="p">:</span>
   <span class="o">-</span> <span class="n">Clock</span> <span class="n">configuration</span>
   <span class="o">-</span> <span class="n">Converter</span> <span class="n">settings</span>
   <span class="o">-</span> <span class="n">FPGA</span> <span class="n">transceiver</span> <span class="n">config</span>
   <span class="o">-</span> <span class="n">JESD204</span> <span class="n">link</span> <span class="n">parameters</span>
   <span class="o">-</span> <span class="n">System</span> <span class="n">block</span> <span class="n">diagram</span>
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="tips-and-best-practices">
<h2>Tips and Best Practices<a class="headerlink" href="#tips-and-best-practices" title="Link to this heading"></a></h2>
<section id="performance-optimization">
<h3>Performance Optimization<a class="headerlink" href="#performance-optimization" title="Link to this heading"></a></h3>
<ol class="arabic simple">
<li><p><strong>Start Simple</strong>: Begin with basic configurations before adding complexity</p></li>
<li><p><strong>Use Filters</strong>: Narrow down modes early to reduce computation</p></li>
<li><p><strong>Valid Modes Toggle</strong>: Hide invalid modes to focus on viable options</p></li>
</ol>
</section>
<section id="common-workflows">
<h3>Common Workflows<a class="headerlink" href="#common-workflows" title="Link to this heading"></a></h3>
<section id="finding-compatible-modes">
<h4>Finding Compatible Modes<a class="headerlink" href="#finding-compatible-modes" title="Link to this heading"></a></h4>
<ol class="arabic simple">
<li><p>Set your sample rate requirement</p></li>
<li><p>Filter by available lane count</p></li>
<li><p>Review lane rates against FPGA capabilities</p></li>
<li><p>Select mode with margin for PVT variation</p></li>
</ol>
</section>
<section id="clock-system-design">
<h4>Clock System Design<a class="headerlink" href="#clock-system-design" title="Link to this heading"></a></h4>
<ol class="arabic simple">
<li><p>Identify all required clocks (ADC, FPGA ref, SYSREF, etc.)</p></li>
<li><p>Start with reference clock you have available</p></li>
<li><p>Configure outputs in priority order</p></li>
<li><p>Verify clock quality (jitter, phase noise)</p></li>
</ol>
</section>
<section id="system-integration">
<h4>System Integration<a class="headerlink" href="#system-integration" title="Link to this heading"></a></h4>
<ol class="arabic simple">
<li><p>Use System Configurator for initial feasibility</p></li>
<li><p>Switch to individual tools for fine-tuning</p></li>
<li><p>Validate with hardware using exported configurations</p></li>
</ol>
</section>
</section>
<section id="troubleshooting">
<h3>Troubleshooting<a class="headerlink" href="#troubleshooting" title="Link to this heading"></a></h3>
<p><strong>No valid modes found:</strong></p>
<ul class="simple">
<li><p>Relax filter constraints</p></li>
<li><p>Check sample rate is within device limits</p></li>
<li><p>Verify decimation/interpolation settings</p></li>
</ul>
<p><strong>Clock configuration fails:</strong></p>
<ul class="simple">
<li><p>Check if output frequencies are achievable with selected reference</p></li>
<li><p>Verify VCO frequency ranges</p></li>
<li><p>Try different internal divider settings</p></li>
</ul>
<p><strong>System solve fails:</strong></p>
<ul class="simple">
<li><p>Ensure all components are compatible</p></li>
<li><p>Check FPGA transceiver supports required lane rates</p></li>
<li><p>Verify reference clock is appropriate for FPGA</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="api-access">
<h2>API Access<a class="headerlink" href="#api-access" title="Link to this heading"></a></h2>
<p>While the JIF Tools Explorer provides a graphical interface, all functionality is also available through the pyadi-jif Python API for scripting and automation:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adijif</span>

<span class="c1"># Example: Programmatic JESD mode search</span>
<span class="n">converter</span> <span class="o">=</span> <span class="n">adijif</span><span class="o">.</span><span class="n">AD9680</span><span class="p">()</span>
<span class="n">converter</span><span class="o">.</span><span class="n">sample_clock</span> <span class="o">=</span> <span class="mf">1e9</span>
<span class="n">converter</span><span class="o">.</span><span class="n">decimation</span> <span class="o">=</span> <span class="mi">1</span>

<span class="c1"># Get valid modes</span>
<span class="n">modes</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">quick_configuration_modes</span>

<span class="c1"># Or use the mode selector</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">adijif.utils</span><span class="w"> </span><span class="kn">import</span> <span class="n">get_jesd_mode_from_params</span>
<span class="n">found_modes</span> <span class="o">=</span> <span class="n">get_jesd_mode_from_params</span><span class="p">(</span>
    <span class="n">converter</span><span class="p">,</span>
    <span class="n">L</span><span class="o">=</span><span class="mi">4</span><span class="p">,</span>
    <span class="n">M</span><span class="o">=</span><span class="mi">2</span><span class="p">,</span>
    <span class="n">jesd_class</span><span class="o">=</span><span class="s2">&quot;jesd204b&quot;</span>
<span class="p">)</span>
</pre></div>
</div>
<p>For more details on the Python API, see the <a class="reference internal" href="converters.html"><span class="std std-doc">API Documentation</span></a>.</p>
</section>
<hr class="docutils" />
<section id="screenshots">
<h2>Screenshots<a class="headerlink" href="#screenshots" title="Link to this heading"></a></h2>
<section id="id8">
<h3>JESD204 Mode Selector<a class="headerlink" href="#id8" title="Link to this heading"></a></h3>
<p>The mode selector interface showing filtered modes for AD9680:</p>
<p><img alt="JESD Mode Selector" src="_images/jesdmodeselector.png" /></p>
<p><em>Mode table with sample rates, lane rates, and configuration parameters</em></p>
</section>
<section id="id9">
<h3>Clock Configurator<a class="headerlink" href="#id9" title="Link to this heading"></a></h3>
<p>HMC7044 configuration with multiple outputs:</p>
<p><img alt="Clock Configurator" src="_images/clockconfigurator.png" /></p>
<p><em>Clock tree diagram showing signal distribution</em></p>
</section>
<section id="id10">
<h3>System Configurator<a class="headerlink" href="#id10" title="Link to this heading"></a></h3>
<p>Complete system configuration view:</p>
<p><img alt="System Configurator" src="_images/systemconfigurator.png" /></p>
<p><em>End-to-end system block diagram</em></p>
</section>
</section>
<hr class="docutils" />
<section id="technical-details">
<h2>Technical Details<a class="headerlink" href="#technical-details" title="Link to this heading"></a></h2>
<section id="architecture">
<h3>Architecture<a class="headerlink" href="#architecture" title="Link to this heading"></a></h3>
<p>The JIF Tools Explorer is built using:</p>
<ul class="simple">
<li><p><strong>Streamlit</strong>: Web application framework</p></li>
<li><p><strong>pyadi-jif</strong>: Core JESD204 configuration library</p></li>
<li><p><strong>docplex</strong>: Constraint solver (CPLEX)</p></li>
<li><p><strong>D2</strong>: Diagram generation</p></li>
</ul>
</section>
<section id="state-management">
<h3>State Management<a class="headerlink" href="#state-management" title="Link to this heading"></a></h3>
<p>The application uses Streamlit’s session state to maintain:</p>
<ul class="simple">
<li><p>Part selections across tool switches</p></li>
<li><p>Configuration values</p></li>
<li><p>Generated diagrams (cached for performance)</p></li>
</ul>
</section>
<section id="performance-considerations">
<h3>Performance Considerations<a class="headerlink" href="#performance-considerations" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Diagram generation is cached per part</p></li>
<li><p>Mode searching is optimized with early filtering</p></li>
<li><p>Solver constraints are pre-validated</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="contributing">
<h2>Contributing<a class="headerlink" href="#contributing" title="Link to this heading"></a></h2>
<p>To contribute to JIF Tools Explorer:</p>
<ol class="arabic simple">
<li><p>See <a class="reference internal" href="developers.html"><span class="std std-doc">Developer Documentation</span></a></p></li>
<li><p>Test changes with: <code class="docutils literal notranslate"><span class="pre">streamlit</span> <span class="pre">run</span> <span class="pre">adijif/tools/explorer/main.py</span></code></p></li>
<li><p>Add tests in <code class="docutils literal notranslate"><span class="pre">tests/tools/</span></code></p></li>
<li><p>Update documentation as needed</p></li>
</ol>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Link to this heading"></a></h2>
<p>For issues or questions:</p>
<ul class="simple">
<li><p>GitHub Issues: https://github.com/analogdevicesinc/pyadi-jif/issues</p></li>
<li><p>Documentation: https://analogdevicesinc.github.io/pyadi-jif/</p></li>
<li><p>ADI Support: https://ez.analog.com/</p></li>
</ul>
</section>
<hr class="docutils" />
<section id="see-also">
<h2>See Also<a class="headerlink" href="#see-also" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="install.html"><span class="std std-doc">Installation Guide</span></a></p></li>
<li><p><a class="reference internal" href="converters.html"><span class="std std-doc">Converter Documentation</span></a></p></li>
<li><p><a class="reference internal" href="clocks.html"><span class="std std-doc">Clock Documentation</span></a></p></li>
<li><p><a class="reference internal" href="fpgas/index.html"><span class="doc std std-doc">FPGA Integration</span></a></p></li>
<li><p><a class="reference internal" href="draw.html"><span class="std std-doc">Drawing Utilities</span></a></p></li>
</ul>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="tools_quickstart.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">JIF Tools Quick Start Guide</a>
    <a href="flow.html" title="Next document (Alt+Shift+RightArrow)" class="next">Usage Flows</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2020-2025, Analog Devices Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>