<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3984" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3984{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3984{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3984{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3984{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t5_3984{left:167px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t6_3984{left:497px;bottom:1088px;letter-spacing:-0.24px;word-spacing:-1.17px;}
#t7_3984{left:823px;bottom:1088px;letter-spacing:-0.1px;}
#t8_3984{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3984{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#ta_3984{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tb_3984{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3984{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#td_3984{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#te_3984{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3984{left:69px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tg_3984{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3984{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3984{left:69px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_3984{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_3984{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_3984{left:69px;bottom:795px;letter-spacing:0.13px;}
#tm_3984{left:151px;bottom:795px;letter-spacing:0.17px;word-spacing:0.01px;}
#tn_3984{left:69px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_3984{left:577px;bottom:778px;}
#tp_3984{left:592px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3984{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tr_3984{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3984{left:69px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tt_3984{left:69px;bottom:697px;letter-spacing:-0.12px;}
#tu_3984{left:95px;bottom:697px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tv_3984{left:335px;bottom:697px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#tw_3984{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tx_3984{left:493px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3984{left:554px;bottom:680px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_3984{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t10_3984{left:69px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3984{left:69px;bottom:629px;letter-spacing:-0.16px;}
#t12_3984{left:69px;bottom:605px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t13_3984{left:327px;bottom:605px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t14_3984{left:69px;bottom:588px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t15_3984{left:69px;bottom:571px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_3984{left:194px;bottom:578px;}
#t17_3984{left:209px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3984{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_3984{left:69px;bottom:538px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1a_3984{left:69px;bottom:513px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1b_3984{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_3984{left:69px;bottom:428px;letter-spacing:0.16px;}
#t1d_3984{left:150px;bottom:428px;letter-spacing:0.2px;}
#t1e_3984{left:69px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3984{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3984{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1h_3984{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_3984{left:69px;bottom:294px;letter-spacing:0.13px;}
#t1j_3984{left:151px;bottom:294px;letter-spacing:0.17px;word-spacing:0.01px;}
#t1k_3984{left:69px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1l_3984{left:69px;bottom:254px;letter-spacing:-0.12px;}
#t1m_3984{left:96px;bottom:254px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1n_3984{left:275px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1o_3984{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_3984{left:69px;bottom:220px;letter-spacing:-0.14px;}
#t1q_3984{left:69px;bottom:195px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1r_3984{left:69px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1s_3984{left:69px;bottom:162px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1t_3984{left:69px;bottom:137px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t1u_3984{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_3984{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3984{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3984{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3984{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3984{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3984{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3984{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3984" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3984Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3984" style="-webkit-user-select: none;"><object width="935" height="1210" data="3984/3984.svg" type="image/svg+xml" id="pdf3984" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3984" class="t s1_3984">26-14 </span><span id="t2_3984" class="t s1_3984">Vol. 3C </span>
<span id="t3_3984" class="t s2_3984">VMX NON-ROOT OPERATION </span>
<span id="t4_3984" class="t s3_3984">Only if checks </span><span id="t5_3984" class="t s3_3984">1–4 all pass (do not generate faults) might a VM </span><span id="t6_3984" class="t s3_3984">exit occur. However, the ordering between a VM </span><span id="t7_3984" class="t s3_3984">exit </span>
<span id="t8_3984" class="t s3_3984">due to a task switch and a page fault resulting from accessing the old TSS or the new TSS is implementation- </span>
<span id="t9_3984" class="t s3_3984">specific. Some processors may generate a page fault (instead of a VM exit due to a task switch) if accessing either </span>
<span id="ta_3984" class="t s3_3984">TSS would cause a page fault. Other processors may generate a VM exit due to a task switch even if accessing </span>
<span id="tb_3984" class="t s3_3984">either TSS would cause a page fault. </span>
<span id="tc_3984" class="t s3_3984">If an attempt at a task switch through a task gate in the IDT causes an exception (before generating a VM exit due </span>
<span id="td_3984" class="t s3_3984">to the task switch) and that exception causes a VM exit, information about the event whose delivery that accessed </span>
<span id="te_3984" class="t s3_3984">the task gate is recorded in the IDT-vectoring information fields and information about the exception that caused </span>
<span id="tf_3984" class="t s3_3984">the VM exit is recorded in the VM-exit interruption-information fields. See Section 28.2. The fact that a task gate </span>
<span id="tg_3984" class="t s3_3984">was being accessed is not recorded in the VMCS. </span>
<span id="th_3984" class="t s3_3984">If an attempt at a task switch through a task gate in the IDT causes VM exit due to the task switch, information </span>
<span id="ti_3984" class="t s3_3984">about the event whose delivery accessed the task gate is recorded in the IDT-vectoring fields of the VMCS. Since </span>
<span id="tj_3984" class="t s3_3984">the cause of such a VM exit is a task switch and not an interruption, the valid bit for the VM-exit interruption infor- </span>
<span id="tk_3984" class="t s3_3984">mation field is 0. See Section 28.2. </span>
<span id="tl_3984" class="t s4_3984">26.4.3 </span><span id="tm_3984" class="t s4_3984">Shadow-Stack Updates </span>
<span id="tn_3984" class="t s3_3984">As noted in Section 17.2.3, “Supervisor Shadow Stack Token,” in the Intel </span>
<span id="to_3984" class="t s5_3984">® </span>
<span id="tp_3984" class="t s3_3984">64 and IA-32 Architectures Software </span>
<span id="tq_3984" class="t s3_3984">Developer’s Manual, Volume 1, a switch of shadow stack may occur as part of IDT event delivery or an execution of </span>
<span id="tr_3984" class="t s3_3984">far CALL that changes the CPL, or as part of IDT event delivery that uses the interrupt stack table (IST). </span>
<span id="ts_3984" class="t s3_3984">As part of the shadow-stack switch, the processor gains exclusive access to the new stack through manipulation of </span>
<span id="tt_3984" class="t s3_3984">the </span><span id="tu_3984" class="t s6_3984">supervisor shadow stack token </span><span id="tv_3984" class="t s3_3984">located at the base of the new shadow stack. The processor reads the token </span>
<span id="tw_3984" class="t s3_3984">and, among other things, confirms that bit 0 of the token (its </span><span id="tx_3984" class="t s6_3984">busy bit</span><span id="ty_3984" class="t s3_3984">) is 0. If the busy bit is already 1, the tran- </span>
<span id="tz_3984" class="t s3_3984">sition (event delivery or far CALL) cause a general-protection fault and does not complete. If the busy bit is 0, the </span>
<span id="t10_3984" class="t s3_3984">transition sets the busy bit by writing to the token in memory. (The update is atomic with the original read of the </span>
<span id="t11_3984" class="t s3_3984">token.) </span>
<span id="t12_3984" class="t s3_3984">If the transition commenced with CPL </span><span id="t13_3984" class="t s3_3984">&lt; 3, it will follow the token update by pushing three items on the new shadow </span>
<span id="t14_3984" class="t s3_3984">stack (for the old values of the CS selector, instruction pointer, and shadow-stack pointer). As noted in Section </span>
<span id="t15_3984" class="t s3_3984">17.2.3 of the Intel </span>
<span id="t16_3984" class="t s5_3984">® </span>
<span id="t17_3984" class="t s3_3984">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, if any of the pushes </span>
<span id="t18_3984" class="t s3_3984">causes a VM exit, the processor will revert to the old shadow stack and the busy bit in the new shadow stack's </span>
<span id="t19_3984" class="t s3_3984">token remains set. The new shadow stack is said to be prematurely busy. </span>
<span id="t1a_3984" class="t s3_3984">If the “prematurely busy shadow stack” VM-exit control is 1, a VM exit that results in a shadow stack becoming </span>
<span id="t1b_3984" class="t s3_3984">prematurely busy will indicate that fact through information saved in the VMCS. See Section 28.2.1. </span>
<span id="t1c_3984" class="t s7_3984">26.5 </span><span id="t1d_3984" class="t s7_3984">FEATURES SPECIFIC TO VMX NON-ROOT OPERATION </span>
<span id="t1e_3984" class="t s3_3984">Some VM-execution controls support features that are specific to VMX non-root operation. These are the VMX- </span>
<span id="t1f_3984" class="t s3_3984">preemption timer (Section 26.5.1) and the monitor trap flag (Section 26.5.2), translation of guest-physical </span>
<span id="t1g_3984" class="t s3_3984">addresses (Section 26.5.3 and Section 26.5.4), APIC virtualization (Section 26.5.5), VM functions (Section </span>
<span id="t1h_3984" class="t s3_3984">26.5.6), and virtualization exceptions (Section 26.5.7). </span>
<span id="t1i_3984" class="t s4_3984">26.5.1 </span><span id="t1j_3984" class="t s4_3984">VMX-Preemption Timer </span>
<span id="t1k_3984" class="t s3_3984">If the last VM entry was performed with the 1-setting of “activate VMX-preemption timer” VM-execution control, </span>
<span id="t1l_3984" class="t s3_3984">the </span><span id="t1m_3984" class="t s6_3984">VMX-preemption timer </span><span id="t1n_3984" class="t s3_3984">counts down (from the value loaded by VM entry; see Section 27.7.4) in VMX non- </span>
<span id="t1o_3984" class="t s3_3984">root operation. When the timer counts down to zero, it stops counting down and a VM exit occurs (see Section </span>
<span id="t1p_3984" class="t s3_3984">26.2). </span>
<span id="t1q_3984" class="t s3_3984">The VMX-preemption timer counts down at rate proportional to that of the timestamp counter (TSC). Specifically, </span>
<span id="t1r_3984" class="t s3_3984">the timer counts down by 1 every time bit X in the TSC changes due to a TSC increment. The value of X is in the </span>
<span id="t1s_3984" class="t s3_3984">range 0–31 and can be determined by consulting the VMX capability MSR IA32_VMX_MISC (see Appendix A.6). </span>
<span id="t1t_3984" class="t s3_3984">The VMX-preemption timer operates in the C-states C0, C1, and C2; it also operates in the shutdown and wait-for- </span>
<span id="t1u_3984" class="t s3_3984">SIPI states. If the timer counts down to zero in any state other than the wait-for SIPI state, the logical processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
