#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov 28 14:44:16 2020
# Process ID: 22008
# Current directory: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12628 C:\Users\ryanp\Documents\GitHub\Nexys-A7-Sidescroller-Game\project_1\project_1.xpr
# Log file: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/vivado.log
# Journal file: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rromano/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/ece540_ip_repo/rojobot31'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 837.785 ; gain = 195.121
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/world_maps/bandicoot_maps/world_map_pt3.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name world_map_loop -dir c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {world_map_loop} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/world_maps/bandicoot_maps/world_map_pt3.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map_loop]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'world_map_loop' to 'world_map_loop' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/world_maps/bandicoot_maps/world_map_pt3.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt3.coe'
generate_target {instantiation_template} [get_files c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'world_map_loop'...
generate_target all [get_files  c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map_loop'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'world_map_loop'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'world_map_loop'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'world_map_loop'...
catch { config_ip_cache -export [get_ips -all world_map_loop] }
export_ip_user_files -of_objects [get_files c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.xci]
launch_runs -jobs 6 world_map_loop_synth_1
[Sat Nov 28 14:47:55 2020] Launched world_map_loop_synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/world_map_loop_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.xci] -directory C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property is_enabled false [get_files  C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/world_maps/world_maps_modified/world_map_loop.v]
set_property is_enabled false [get_files  C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/world_maps/world_maps_modified/world_map_loop.ngc]
reset_run world_map_synth_1
reset_run world_map_lr_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map_lr'...
[Sat Nov 28 15:01:43 2020] Launched world_map_synth_1, world_map_lr_synth_1...
Run output will be captured here:
world_map_synth_1: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/world_map_synth_1/runme.log
world_map_lr_synth_1: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/world_map_lr_synth_1/runme.log
[Sat Nov 28 15:01:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: rvfpga
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:162]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in gpio_debounce with formal parameter declaration list [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:48]
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:195]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:198]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:199]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:200]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:201]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:268]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:292]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:316]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_mux with formal parameter declaration list [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1600.602 ; gain = 229.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpga' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:25]
	Parameter bootrom_file bound to: (null) - type: string 
	Parameter RAM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (2#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter LOG_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (4#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (5#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (6#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (7#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (8#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (9#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (10#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (11#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:902]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:904]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:981]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:984]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:986]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1063]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1066]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1068]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1227]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1230]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1232]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1309]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1312]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1314]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1391]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1394]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1396]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1473]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1476]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1478]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1526]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1528]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1530]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:1533]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15936]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15956]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15244]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15312]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15359]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15505]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15599]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16024]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16052]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16074]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16096]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16118]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16140]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16162]
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16184]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16206]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16228]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16272]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16294]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16316]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16338]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16360]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16382]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16404]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16426]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16448]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16470]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16492]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16514]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16536]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16558]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16580]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16602]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (16#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 2 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16631]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (17#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16650]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 2 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16679]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16698]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16724]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16751]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16774]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16800]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16827]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16850]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16876]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16926]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16952]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:16979]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17002]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17028]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17055]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17078]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17104]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17131]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17154]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17180]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17207]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17230]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17256]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17283]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17306]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17332]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17359]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17382]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17408]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17435]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17458]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17484]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17511]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17534]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17587]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17610]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17663]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17686]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17739]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17762]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'IDELAYE2_16' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17838]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'IDELAYE2_17' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17891]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RF_WIDTH bound to: 2 - type: integer 
	Parameter RF_L2D bound to: 10 - type: integer 
	Parameter CSR_REGS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
	Parameter l2w bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (20#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (21#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (22#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (23#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (24#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (25#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (26#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
	Parameter BOOL_LUT bound to: 16'b1000111010010110 
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (27#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (28#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (29#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (30#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (31#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (32#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (33#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18127]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (33#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_1' of module 'PLLE2_ADV' has 21 connections declared, but only 6 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18146]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (34#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p2_rddata_valid_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:13779]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p3_rddata_valid_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:13780]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:13988]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:13989]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14034]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14035]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14080]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14081]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14126]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14127]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14172]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14173]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14218]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14219]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14264]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14265]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14310]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:14311]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p0_rddata_en_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3659]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_wrdata_en_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3673]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15048]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15049]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_lock_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15054]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_prot_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15055]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_cache_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15056]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_qos_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15057]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_first_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15139]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_last_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15140]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_lock_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15145]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_prot_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15146]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_cache_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15147]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_qos_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15148]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_soccontroller_scratch_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15290]
WARNING: [Synth 8-6014] Unused sequential element soc_init_done_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15305]
WARNING: [Synth 8-6014] Unused sequential element soc_init_error_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15309]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_half_sys8x_taps_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15348]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_wlevel_en_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15352]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dly_sel_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15356]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15446]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_command_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15450]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_address_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15457]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_baddress_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15461]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_wrdata_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15474]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_command_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15478]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_address_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15485]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_baddress_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15489]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_wrdata_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15502]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_load_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15571]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_reload_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15584]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_en_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15588]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_eventmanager_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15596]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_uart_eventmanager_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15623]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_re_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15653]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15965]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:15982]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17927]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17941]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17955]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17969]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17983]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:17997]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18011]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18026]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18042]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18056]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18071]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:18087]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip14_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2888]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip13_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2886]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip12_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2884]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip11_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2882]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip10_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2880]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip9_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2878]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip8_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2876]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip7_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2874]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip6_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2872]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip5_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2870]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip4_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2868]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip3_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2866]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip2_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2864]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip1_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2862]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip0_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2860]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip15_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:2890]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p1_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3645]
INFO: [Synth 8-4471] merging register 'soc_sdram_dfi_p1_cs_n_reg' into 'soc_sdram_dfi_p0_cs_n_reg' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p1_rddata_valid_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3645]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_cs_n_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:3665]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (35#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (36#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:176]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (37#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/bscanTAP/bscan_tap.sv:16]
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (39#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/bscanTAP/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'swervolf_core' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:25]
	Parameter bootrom_file bound to: (null) - type: string 
	Parameter BOOTROM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:4]
	Parameter NoMasters bound to: 3 - type: integer 
	Parameter NoSlaves bound to: 2 - type: integer 
	Parameter AxiIdWidthMasters bound to: 4 - type: integer 
	Parameter AxiIdUsed bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 32'b00000000000000000000000000000110 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter xbar_cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter xbar_cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter xbar_cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter xbar_cfg[FallThrough] bound to: 1'b0 
	Parameter xbar_cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter xbar_cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter xbar_cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter xbar_cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AddrMap bound to: 192'b000000000000000000000000000000001000000000000000000000000000000010000000000000000100000000000000000000000000000000000000000000010000000000000000000000000000000000001000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/addr_decode.sv:43]
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (40#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/addr_decode.sv:43]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 10 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (40#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:531]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (41#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (42#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:531]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (43#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (43#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (43#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (44#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (44#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (44#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (44#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (45#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:36]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:267]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (45#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (46#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (47#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (48#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:36]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (48#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (48#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (48#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (48#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (49#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (50#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 3 - type: integer 
	Parameter MaxWTrans bound to: 6 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (51#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (52#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (53#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_xbar.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'default_mst_port_i' does not match port width (3) of module 'axi_xbar' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:471]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (54#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:45]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 10 - type: integer 
	Parameter MATCH_ADDR bound to: 320'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000001000100000000000000000000000000010010000000000000000000000000000101000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000101100000000000000000000000000001100000000000 
	Parameter MATCH_MASK bound to: 320'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000 
	Parameter slave_sel_bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (55#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (56#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter STATESIZE bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter AWACK bound to: 4'b0001 
	Parameter WBWACK bound to: 4'b0010 
	Parameter WBRACK1 bound to: 4'b0011 
	Parameter WBR2 bound to: 4'b0100 
	Parameter WBRACK2 bound to: 4'b0101 
	Parameter BAXI bound to: 4'b0110 
	Parameter RRAXI bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:118]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:119]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:120]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (57#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/BootROM/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/BootROM/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: (null) - type: string 
	Parameter AW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (58#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/BootROM/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (59#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/BootROM/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:205]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:270]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:343]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:346]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (60#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:343]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (60#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (60#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:371]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (61#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:371]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:371]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (61#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:371]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (62#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:270]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (63#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
WARNING: [Synth 8-689] width (8) of port connection 'Digits_Bits' does not match port width (7) of module 'swervolf_syscon' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:260]
	Parameter SS_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:147]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (64#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/fifo4.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:279]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:279]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (65#1) [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:69]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
WARNING: [Synth 8-7023] instance 'gpio0' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:364]
WARNING: [Synth 8-7023] instance 'gpio1' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:365]
WARNING: [Synth 8-7023] instance 'gpio2' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:366]
WARNING: [Synth 8-7023] instance 'gpio3' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [Synth 8-7023] instance 'gpio4' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:368]
WARNING: [Synth 8-7023] instance 'gpio5' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:369]
WARNING: [Synth 8-7023] instance 'gpio6' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:370]
WARNING: [Synth 8-7023] instance 'gpio7' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:371]
WARNING: [Synth 8-7023] instance 'gpio8' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:372]
WARNING: [Synth 8-7023] instance 'gpio9' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:373]
WARNING: [Synth 8-7023] instance 'gpio10' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:374]
WARNING: [Synth 8-7023] instance 'gpio11' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:375]
WARNING: [Synth 8-7023] instance 'gpio12' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:376]
WARNING: [Synth 8-7023] instance 'gpio13' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:377]
WARNING: [Synth 8-7023] instance 'gpio14' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:378]
WARNING: [Synth 8-7023] instance 'gpio15' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:379]
WARNING: [Synth 8-7023] instance 'gpio16' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:380]
WARNING: [Synth 8-7023] instance 'gpio17' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:381]
WARNING: [Synth 8-7023] instance 'gpio18' of module 'bidirec' has 5 connections declared, but only 4 given [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:382]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/gpio_debounce.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'pbtn_in' does not match port width (6) of module 'gpio_debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:453]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
WARNING: [Synth 8-689] width (16) of port connection 'ext_pad_o' does not match port width (32) of module 'gpio_top' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:476]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter cw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:311]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:311]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:317]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:1075]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 52 - type: integer 
	Parameter MSIZE bound to: 53 - type: integer 
	Parameter BRDATA_SIZE bound to: 48 - type: integer 
	Parameter BRDATA_WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter TOP_BITS bound to: 0 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SUBBANKS bound to: 4 - type: integer 
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
WARNING: [Synth 8-3848] Net wb_dat_o in module/entity vga_control does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/vga_control.v:37]
WARNING: [Synth 8-3848] Net wb_err_o in module/entity vga_control does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/vga_control.v:39]
WARNING: [Synth 8-3848] Net wb_rtry_o in module/entity vga_control does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/vga_control.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'Bot_Config_reg' does not match port width (8) of module 'rojobot31_0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:121]
WARNING: [Synth 8-689] width (1) of port connection 'worldmap_data' does not match port width (2) of module 'ss_map_muxer' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:143]
	Parameter SCREEN_TO_WORLD_RATIO_COL bound to: 6 - type: integer 
	Parameter SCREEN_TO_WORLD_RATIO_ROW bound to: 6 - type: integer 
	Parameter WORLD_COLS bound to: 128 - type: integer 
	Parameter WORLD_ROWS bound to: 128 - type: integer 
	Parameter MARGIN bound to: 128 - type: integer 
	Parameter SCALING_FACTOR bound to: 6 - type: integer 
	Parameter MARGIN bound to: 128 - type: integer 
	Parameter ANIMATION_COUNTDOWN bound to: 8000000 - type: integer 
	Parameter SPRITE_COLS bound to: 34 - type: integer 
	Parameter SPRITE_ROWS bound to: 34 - type: integer 
	Parameter MARGIN_ROW bound to: 8 - type: integer 
	Parameter MEM_ROWS bound to: 272 - type: integer 
	Parameter MEM_COLS bound to: 102 - type: integer 
	Parameter SPRITE_SIZE bound to: 1156 - type: integer 
	Parameter FRAME_ROW_SIZE bound to: 3468 - type: integer 
	Parameter ROBOT_CENTER_TO_BOUND_X bound to: 14 - type: integer 
	Parameter ROBOT_CENTER_TO_BOUND_Y bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: crash-motion.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'crash-motion.mem' is read successfully [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/ram_block.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'read_addr' does not match port width (15) of module 'ram_block' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/robot_icon_v2.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/robot_icon_v2.v:154]
	Parameter COLOR_WIDTH bound to: 12 - type: integer 
	Parameter SPRITE_BLACK bound to: 0 - type: integer 
	Parameter SPRITE_WALL bound to: 0 - type: integer 
	Parameter SPRITE_EMPTY bound to: 0 - type: integer 
	Parameter MARGIN_X bound to: 384 - type: integer 
	Parameter MARGIN_Y bound to: 32 - type: integer 
	Parameter TITLE_WIDTH bound to: 256 - type: integer 
	Parameter TITLE_HEIGHT bound to: 128 - type: integer 
	Parameter TITLE_ADDR_WIDTH_X bound to: 8 - type: integer 
	Parameter TITLE_ADDR_WIDTH_Y bound to: 7 - type: integer 
	Parameter TITLE_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: crash-title-with-names.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'crash-title-with-names.mem' is read successfully [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/ram_block.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'read_addr' does not match port width (15) of module 'ram_block__parameterized0' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/title_colorizer.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:245]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:261]
WARNING: [Synth 8-3848] Net wb_err_o in module/entity rojobot_controller does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:42]
WARNING: [Synth 8-3848] Net wb_rtry_o in module/entity rojobot_controller does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/rojobot_controller.v:43]
WARNING: [Synth 8-3848] Net io_bresp in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh:129]
WARNING: [Synth 8-3848] Net io_rresp in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh:134]
WARNING: [Synth 8-3848] Net wb_m2s_io_cti in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:7]
WARNING: [Synth 8-3848] Net wb_m2s_io_bte in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:8]
WARNING: [Synth 8-3848] Net wb_s2m_rom_err in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:23]
WARNING: [Synth 8-3848] Net wb_s2m_rom_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:24]
WARNING: [Synth 8-3848] Net wb_s2m_spi_flash_err in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:35]
WARNING: [Synth 8-3848] Net wb_s2m_spi_flash_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:36]
WARNING: [Synth 8-3848] Net wb_s2m_sys_err in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:47]
WARNING: [Synth 8-3848] Net wb_s2m_sys_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:48]
WARNING: [Synth 8-3848] Net wb_s2m_uart_err in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:59]
WARNING: [Synth 8-3848] Net wb_s2m_uart_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:60]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:74]
WARNING: [Synth 8-3848] Net wb_s2m_gpio2_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:88]
WARNING: [Synth 8-3848] Net wb_s2m_ptc_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:102]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_err in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:115]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_rty in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:116]
WARNING: [Synth 8-3848] Net en_gpio2 in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:402]
WARNING: [Synth 8-3848] Net o_gpio2_temp in module/entity swervolf_core does not have driver. [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/SweRVolfSoC/swervolf_core.v:405]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:265]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:265]
WARNING: [Synth 8-689] width (112) of port connection 'o_gpio' does not match port width (64) of module 'swervolf_core' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:266]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.sv:266]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[11]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[10]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[9]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[8]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[7]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[6]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[5]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_row[4]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[11]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[10]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[9]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[8]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[7]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[6]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[5]
WARNING: [Synth 8-3331] design map_colorizer has unconnected port pixel_column[4]
WARNING: [Synth 8-3331] design robot_icon_v2 has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[15]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[14]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[13]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[12]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[11]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[10]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[9]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[8]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[7]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[6]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[5]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[4]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[3]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[2]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[1]
WARNING: [Synth 8-3331] design ss_map_muxer has unconnected port debounced_SW_75[0]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_err_o
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_rtry_o
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[14]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[13]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[12]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[11]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[10]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[9]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_dat_i[8]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_cti_i[2]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_cti_i[1]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_cti_i[0]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_bte_i[1]
WARNING: [Synth 8-3331] design rojobot_controller has unconnected port wb_bte_i[0]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[11]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[10]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[9]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[8]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[7]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[6]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[5]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[4]
WARNING: [Synth 8-3331] design vga_colorizer has unconnected port icon[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.813 ; gain = 769.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2139.813 ; gain = 769.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2139.813 ; gain = 769.051
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_divider'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'swervolf/rojobot_control/robot'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map/world_map.dcp' for cell 'swervolf/rojobot_control/map_muxer/world_map'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.dcp' for cell 'swervolf/rojobot_control/map_muxer/world_map_lr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/world_map_loop/world_map_loop.dcp' for cell 'swervolf/rojobot_control/map_muxer/world_map_loop'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.813 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 25 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clock_divider/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_divider/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_divider/inst'
Finished Parsing XDC File [c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_divider/inst'
Parsing XDC File [c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_divider/inst'
Finished Parsing XDC File [c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_divider/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.xdc:113]
Finished Parsing XDC File [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/rvfpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2440.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2440.141 ; gain = 1069.379
322 Infos, 372 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2440.141 ; gain = 1311.090
launch_runs impl_1 -jobs 6
[Sat Nov 28 15:10:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 15:23:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 15:29:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 15:40:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 15:54:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 16:06:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 16:16:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 16:30:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 17:02:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 17:03:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 17:15:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 17:32:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 17:44:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 17:54:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 18:08:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 18:21:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 18:22:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 18:33:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 19:06:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/fpga_code/rojobot-solution-files/debounce.v
[Sat Nov 28 19:24:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Nov 28 19:33:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 28 19:48:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/GitHub/Nexys-A7-Sidescroller-Game/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 19:59:35 2020...
