{
  "processor": "MIPS R3000",
  "manufacturer": "MIPS",
  "year": 1988,
  "schema_version": "1.0",
  "base_architecture": "r2000",
  "base_timing_reference": "models/other/r2000/timing/r2000_timing.json",
  "timing_notes": "Improved R2000 with enhanced TLB and cache controller; same 5-stage pipeline; 33MHz; instruction timings identical to R2000 base",
  "source": "MIPS R3000 datasheet, IDT79R3000 hardware user's manual",
  "instruction_count": 52,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add word (trap on overflow)"},
    {"mnemonic": "ADDU", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add unsigned"},
    {"mnemonic": "ADDI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "ADDIU", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate unsigned"},
    {"mnemonic": "SUB", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract"},
    {"mnemonic": "SUBU", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract unsigned"},
    {"mnemonic": "AND", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "ANDI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "AND immediate"},
    {"mnemonic": "OR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "ORI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "OR immediate"},
    {"mnemonic": "XOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "NOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical NOR"},
    {"mnemonic": "SLL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SLT", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Set on less than"},
    {"mnemonic": "SLTI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set on less than immediate"},
    {"mnemonic": "LUI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load upper immediate"},
    {"mnemonic": "LW", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load word"},
    {"mnemonic": "LB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "LBU", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load byte unsigned"},
    {"mnemonic": "LH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load halfword"},
    {"mnemonic": "LHU", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load halfword unsigned"},
    {"mnemonic": "SW", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "SB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "SH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "LWL", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load word left (unaligned)"},
    {"mnemonic": "LWR", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_offset", "flags_affected": "none", "notes": "Load word right (unaligned)"},
    {"mnemonic": "BEQ", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if equal (1 delay slot)"},
    {"mnemonic": "BNE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BGTZ", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if greater than zero"},
    {"mnemonic": "BLEZ", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if less or equal zero"},
    {"mnemonic": "BLTZ", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if less than zero"},
    {"mnemonic": "BGEZ", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if greater or equal zero"},
    {"mnemonic": "J", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pseudo_direct", "flags_affected": "none", "notes": "Jump"},
    {"mnemonic": "JAL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pseudo_direct", "flags_affected": "none", "notes": "Jump and link"},
    {"mnemonic": "JR", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump register"},
    {"mnemonic": "JALR", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump and link register"},
    {"mnemonic": "MULT", "bytes": 4, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply signed (result in HI/LO)"},
    {"mnemonic": "MULTU", "bytes": 4, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply unsigned"},
    {"mnemonic": "DIV", "bytes": 4, "cycles": 35, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide signed"},
    {"mnemonic": "DIVU", "bytes": 4, "cycles": 35, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide unsigned"},
    {"mnemonic": "MFHI", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from HI register"},
    {"mnemonic": "MFLO", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from LO register"},
    {"mnemonic": "MTC0", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move to coprocessor 0"},
    {"mnemonic": "MFC0", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from coprocessor 0"},
    {"mnemonic": "SYSCALL", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "System call exception"},
    {"mnemonic": "BREAK", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Breakpoint exception"},
    {"mnemonic": "RFE", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from exception"},
    {"mnemonic": "TLBR", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read TLB entry"},
    {"mnemonic": "TLBWI", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write indexed TLB entry"},
    {"mnemonic": "NOP", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (SLL $0,$0,0)"}
  ]
}
