
CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00019200  08006d94  08006d94  00007d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ff94  0801ff94  000212b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ff94  0801ff94  00020f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ff9c  0801ff9c  000212b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ff9c  0801ff9c  00020f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ffa0  0801ffa0  00020fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b0  20000000  0801ffa4  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  200002b0  08020254  000212b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ec  08020254  000216ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000212b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130d0  00000000  00000000  000212e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e5a  00000000  00000000  000343b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00037210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbc  00000000  00000000  000382a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a1f  00000000  00000000  00038f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161e6  00000000  00000000  0005297b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ae9a  00000000  00000000  00068b61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001039fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004904  00000000  00000000  00103a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00108344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002b0 	.word	0x200002b0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006d7c 	.word	0x08006d7c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002b4 	.word	0x200002b4
 80001dc:	08006d7c 	.word	0x08006d7c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <adc_task_run>:
 *
 * @param adc_task Pointer to the ADCTask structure containing state and
 * hardware info.
 */
void adc_task_run(ADCTask *adc_task)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    // Check for a valid state
    if (adc_task->state >= 0 && adc_task->state < adc_task->num_states)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db0f      	blt.n	80005dc <adc_task_run+0x30>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	da09      	bge.n	80005dc <adc_task_run+0x30>
    {
        // Call the appropriate state function
        adc_task->state_list[adc_task->state](adc_task);
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	3306      	adds	r3, #6
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	4413      	add	r3, r2
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	4798      	blx	r3
    }
    else
    {
        while(1) {}
    }
}
 80005da:	e000      	b.n	80005de <adc_task_run+0x32>
        while(1) {}
 80005dc:	e7fe      	b.n	80005dc <adc_task_run+0x30>
}
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <adc_task_state_0_init>:
 * dma_buffer.
 *
 * @param adc_task Pointer to the ADCTask structure.
 */
void adc_task_state_0_init(ADCTask *adc_task)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    adc_task->state = 1;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2201      	movs	r2, #1
 80005f0:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_DMA(adc_task->hadc,
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	2204      	movs	r2, #4
 80005f8:	4903      	ldr	r1, [pc, #12]	@ (8000608 <adc_task_state_0_init+0x24>)
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 faac 	bl	8002b58 <HAL_ADC_Start_DMA>
                      (uint32_t*)dma_buffer,
                      4);
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	200002cc 	.word	0x200002cc

0800060c <adc_task_state_1_read>:
 * `adc_val`.
 *
 * @param adc_task Pointer to the ADCTask structure.
 */
void adc_task_state_1_read(ADCTask *adc_task)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    adc_task->blue_photor_ptr->adc_val   = dma_buffer[0];
 8000614:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <adc_task_state_1_read+0x3c>)
 8000616:	881a      	ldrh	r2, [r3, #0]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	695b      	ldr	r3, [r3, #20]
 800061c:	60da      	str	r2, [r3, #12]
    adc_task->red_photor_ptr->adc_val    = dma_buffer[1];
 800061e:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <adc_task_state_1_read+0x3c>)
 8000620:	885a      	ldrh	r2, [r3, #2]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	691b      	ldr	r3, [r3, #16]
 8000626:	60da      	str	r2, [r3, #12]
    adc_task->blue_contr_ptr->adc_val    = dma_buffer[2];
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <adc_task_state_1_read+0x3c>)
 800062a:	889a      	ldrh	r2, [r3, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	631a      	str	r2, [r3, #48]	@ 0x30
    adc_task->red_contr_ptr->adc_val     = dma_buffer[3];
 8000632:	4b05      	ldr	r3, [pc, #20]	@ (8000648 <adc_task_state_1_read+0x3c>)
 8000634:	88da      	ldrh	r2, [r3, #6]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	689b      	ldr	r3, [r3, #8]
 800063a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	200002cc 	.word	0x200002cc

0800064c <controller_task_run>:
 * function from the task's function list.
 *
 * @param controller_task Pointer to the ControllerTask structure.
 */
void controller_task_run(ControllerTask *controller_task)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
    if (controller_task->state >= 0 &&
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	2b00      	cmp	r3, #0
 800065a:	db0e      	blt.n	800067a <controller_task_run+0x2e>
        controller_task->state < controller_task->num_states)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	685a      	ldr	r2, [r3, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	689b      	ldr	r3, [r3, #8]
    if (controller_task->state >= 0 &&
 8000664:	429a      	cmp	r2, r3
 8000666:	da08      	bge.n	800067a <controller_task_run+0x2e>
    {
        controller_task->state_list[controller_task->state](controller_task);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	685a      	ldr	r2, [r3, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	3214      	adds	r2, #20
 8000670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	4798      	blx	r3
    }
    else
    {
        while (1) {}
    }
}
 8000678:	e000      	b.n	800067c <controller_task_run+0x30>
        while (1) {}
 800067a:	e7fe      	b.n	800067a <controller_task_run+0x2e>
}
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}

08000682 <controller_task_state_0_init>:
 * the task to the next state.
 *
 * @param controller_task Pointer to the ControllerTask structure.
 */
void controller_task_state_0_init(ControllerTask *controller_task)
{
 8000682:	b580      	push	{r7, lr}
 8000684:	b082      	sub	sp, #8
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
    controller_task->prev_error = 0;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	f04f 0200 	mov.w	r2, #0
 8000690:	64da      	str	r2, [r3, #76]	@ 0x4c
    enable(controller_task->motor);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fbdb 	bl	8001e52 <enable>

    // record ADC zero (center/home)
    controller_task->pot_zero = controller_task->adc_val;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a0:	461a      	mov	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	615a      	str	r2, [r3, #20]

    controller_task->state = 1;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2201      	movs	r2, #1
 80006aa:	605a      	str	r2, [r3, #4]
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <controller_task_state_1_pos>:
 * method. Timing is measured using a hardware timer.
 *
 * @param controller_task Pointer to the ControllerTask structure.
 */
void controller_task_state_1_pos(ControllerTask *controller_task)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
    int32_t des_pos = controller_task->dir *
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
                      (controller_task->adc_val -
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                       controller_task->pot_zero);
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	6952      	ldr	r2, [r2, #20]
                      (controller_task->adc_val -
 80006ca:	1a9b      	subs	r3, r3, r2
    int32_t des_pos = controller_task->dir *
 80006cc:	fb01 f303 	mul.w	r3, r1, r3
 80006d0:	61bb      	str	r3, [r7, #24]

    int32_t error = des_pos - controller_task->encoder->ticks;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	69ba      	ldr	r2, [r7, #24]
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	61fb      	str	r3, [r7, #28]
    if (error > 100) error = 99;
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	2b64      	cmp	r3, #100	@ 0x64
 80006e2:	dd01      	ble.n	80006e8 <controller_task_state_1_pos+0x34>
 80006e4:	2363      	movs	r3, #99	@ 0x63
 80006e6:	61fb      	str	r3, [r7, #28]
    if (error < -100) error = -99;
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80006ee:	da02      	bge.n	80006f6 <controller_task_state_1_pos+0x42>
 80006f0:	f06f 0362 	mvn.w	r3, #98	@ 0x62
 80006f4:	61fb      	str	r3, [r7, #28]

    read_encoder(controller_task->encoder); // updates encoder ticks
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 f872 	bl	80007e4 <read_encoder>

    controller_task->current_time =
        __HAL_TIM_GET_COUNTER(controller_task->htim_dt);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    controller_task->current_time =
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	621a      	str	r2, [r3, #32]

    uint32_t dt_ticks =
        (controller_task->current_time >= controller_task->prev_time) ?
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6a1a      	ldr	r2, [r3, #32]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	69db      	ldr	r3, [r3, #28]
        (controller_task->current_time - controller_task->prev_time) :
 8000714:	429a      	cmp	r2, r3
 8000716:	d305      	bcc.n	8000724 <controller_task_state_1_pos+0x70>
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6a1a      	ldr	r2, [r3, #32]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	69db      	ldr	r3, [r3, #28]
 8000720:	1ad3      	subs	r3, r2, r3
 8000722:	e005      	b.n	8000730 <controller_task_state_1_pos+0x7c>
        (0xFFFFFFFF - controller_task->prev_time +
         controller_task->current_time);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	6a1a      	ldr	r2, [r3, #32]
        (0xFFFFFFFF - controller_task->prev_time +
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	69db      	ldr	r3, [r3, #28]
 800072c:	1ad3      	subs	r3, r2, r3
        (controller_task->current_time - controller_task->prev_time) :
 800072e:	3b01      	subs	r3, #1
    uint32_t dt_ticks =
 8000730:	617b      	str	r3, [r7, #20]

    if (dt_ticks == 0) return;
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d039      	beq.n	80007ac <controller_task_state_1_pos+0xf8>

    int32_t delta_time = dt_ticks / 1000.0f;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	ee07 3a90 	vmov	s15, r3
 800073e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000742:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80007b4 <controller_task_state_1_pos+0x100>
 8000746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800074a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800074e:	ee17 3a90 	vmov	r3, s15
 8000752:	613b      	str	r3, [r7, #16]
    controller_task->integral_error += error * delta_time;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	6939      	ldr	r1, [r7, #16]
 800075c:	fb01 f303 	mul.w	r3, r1, r3
 8000760:	441a      	add	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34

    int32_t control = controller_task->k_p * error +
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	ee07 3a90 	vmov	s15, r3
 8000772:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000776:	ee27 7a27 	vmul.f32	s14, s14, s15
                      controller_task->k_i *
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
                      controller_task->integral_error;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                      controller_task->k_i *
 8000784:	ee07 3a90 	vmov	s15, r3
 8000788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800078c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    int32_t control = controller_task->k_p * error +
 8000790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000798:	ee17 3a90 	vmov	r3, s15
 800079c:	60fb      	str	r3, [r7, #12]

    set_duty(controller_task->motor, control);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007a2:	68f9      	ldr	r1, [r7, #12]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f001 fa9f 	bl	8001ce8 <set_duty>
 80007aa:	e000      	b.n	80007ae <controller_task_state_1_pos+0xfa>
    if (dt_ticks == 0) return;
 80007ac:	bf00      	nop
}
 80007ae:	3720      	adds	r7, #32
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	447a0000 	.word	0x447a0000

080007b8 <setup_encoder>:
 * @param  p_enc  Pointer to an encoder_t instance.
 *
 * Captures the current hardware timer counter as the zero reference,
 * and clears both the cumulative tick count and the last-read snapshot.
 */
void setup_encoder(encoder_t *p_enc){
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    p_enc->zero       = __HAL_TIM_GET_COUNTER(p_enc->htim);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	695b      	ldr	r3, [r3, #20]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	601a      	str	r2, [r3, #0]
    p_enc->ticks      = 0;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
    p_enc->last_ticks = 0;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	60da      	str	r2, [r3, #12]
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr

080007e4 <read_encoder>:
//
//    p_enc->last_ticks = current_ticks;
//    p_enc->ticks     += delta;
//}
void read_encoder(encoder_t *p_enc)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    /* Compute signed tick count relative to zero */
    int32_t current_ticks = (int32_t)(__HAL_TIM_GET_COUNTER(p_enc->htim))
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007f4:	461a      	mov	r2, r3
                            - (int32_t)(p_enc->zero);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
    int32_t current_ticks = (int32_t)(__HAL_TIM_GET_COUNTER(p_enc->htim))
 80007fa:	1ad3      	subs	r3, r2, r3
 80007fc:	60bb      	str	r3, [r7, #8]
    int32_t delta = current_ticks - p_enc->last_ticks;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	68ba      	ldr	r2, [r7, #8]
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	60fb      	str	r3, [r7, #12]

    /* Handle wrap-around if delta jumps more than half-range */
    if (delta > (p_enc->ar + 1) / 2) {
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	3301      	adds	r3, #1
 800080e:	0fda      	lsrs	r2, r3, #31
 8000810:	4413      	add	r3, r2
 8000812:	105b      	asrs	r3, r3, #1
 8000814:	461a      	mov	r2, r3
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	4293      	cmp	r3, r2
 800081a:	dd06      	ble.n	800082a <read_encoder+0x46>
        delta -= (p_enc->ar + 1);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	3301      	adds	r3, #1
 8000822:	68fa      	ldr	r2, [r7, #12]
 8000824:	1ad3      	subs	r3, r2, r3
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	e00f      	b.n	800084a <read_encoder+0x66>
    }
    else if (delta < -(p_enc->ar + 1) / 2) {
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	43db      	mvns	r3, r3
 8000830:	0fda      	lsrs	r2, r3, #31
 8000832:	4413      	add	r3, r2
 8000834:	105b      	asrs	r3, r3, #1
 8000836:	461a      	mov	r2, r3
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	4293      	cmp	r3, r2
 800083c:	da05      	bge.n	800084a <read_encoder+0x66>
        delta += (p_enc->ar + 1);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	3301      	adds	r3, #1
 8000844:	68fa      	ldr	r2, [r7, #12]
 8000846:	4413      	add	r3, r2
 8000848:	60fb      	str	r3, [r7, #12]
    }

    /* Update state */
    p_enc->last_ticks = current_ticks;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	68ba      	ldr	r2, [r7, #8]
 800084e:	60da      	str	r2, [r3, #12]
    p_enc->ticks     += delta;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	689a      	ldr	r2, [r3, #8]
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	441a      	add	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	609a      	str	r2, [r3, #8]
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <wait_for_stall>:
 * @brief  Waits until the encoder motion stalls (no significant ticks change).
 *
 * @param  p_enc  Pointer to encoder_t instance
 */
void wait_for_stall(encoder_t *p_enc)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    int32_t prev_ticks = p_enc->ticks;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	617b      	str	r3, [r7, #20]
    int stable_count = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
    while (stable_count < STALL_COUNT) {
 800087a:	e01a      	b.n	80008b2 <wait_for_stall+0x4a>
        // Update encoder ticks
        read_encoder(p_enc);
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ffb1 	bl	80007e4 <read_encoder>
        int32_t delta = p_enc->ticks - prev_ticks;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	689a      	ldr	r2, [r3, #8]
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	60fb      	str	r3, [r7, #12]
        if (abs(delta) < STALL_THRESHOLD) {
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f113 0f04 	cmn.w	r3, #4
 8000892:	db06      	blt.n	80008a2 <wait_for_stall+0x3a>
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	2b04      	cmp	r3, #4
 8000898:	dc03      	bgt.n	80008a2 <wait_for_stall+0x3a>
            stable_count++;
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	3301      	adds	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	e001      	b.n	80008a6 <wait_for_stall+0x3e>
        } else {
            stable_count = 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	613b      	str	r3, [r7, #16]
        }
        prev_ticks = p_enc->ticks;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	617b      	str	r3, [r7, #20]
        HAL_Delay(STALL_DELAY_MS);
 80008ac:	200a      	movs	r0, #10
 80008ae:	f002 f8eb 	bl	8002a88 <HAL_Delay>
    while (stable_count < STALL_COUNT) {
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	2b13      	cmp	r3, #19
 80008b6:	dde1      	ble.n	800087c <wait_for_stall+0x14>
    }
}
 80008b8:	bf00      	nop
 80008ba:	bf00      	nop
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <game_task_run>:

#include <stdio.h>

// A function to run the appropriate state of the task
void game_task_run(GameTask *game_task)
{    // Check for a valid state
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b082      	sub	sp, #8
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
    if (game_task->state >= 0 && game_task->state < game_task->num_states)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	db0e      	blt.n	80008f0 <game_task_run+0x2e>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	429a      	cmp	r2, r3
 80008dc:	da08      	bge.n	80008f0 <game_task_run+0x2e>

    	// game_task is a pointer right now
    	// -> dereferences pointer and accesses class member in one step
    	// the same as (*ptr).member

        game_task->state_list[game_task->state](game_task);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	3214      	adds	r2, #20
 80008e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	4798      	blx	r3
    {

        while(1){}
    }

}
 80008ee:	e000      	b.n	80008f2 <game_task_run+0x30>
        while(1){}
 80008f0:	e7fe      	b.n	80008f0 <game_task_run+0x2e>
}
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <game_task_state_0_init>:


// A function to initialize the task
void game_task_state_0_init(GameTask *game_task)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
    //add init stuff, display
	lcd_init();
 8000900:	f000 fa4a 	bl	8000d98 <lcd_init>
	lcd_clear();
 8000904:	f000 fa7f 	bl	8000e06 <lcd_clear>
	game_task->state = 1;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2201      	movs	r2, #1
 800090c:	601a      	str	r2, [r3, #0]


}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <game_task_state_1_home>:
// A function to implement state 1 of the task
// keeps for user start sequence to happen then starts the game
// Prints message and sets sound flag when game starts
void game_task_state_1_home(GameTask *game_task)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
	set_duty(game_task->mred,0);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f001 f9de 	bl	8001ce8 <set_duty>
	set_duty(game_task->mblue,0);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000930:	2100      	movs	r1, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f001 f9d8 	bl	8001ce8 <set_duty>
	lcd_set_cursor(0, 0);
 8000938:	2100      	movs	r1, #0
 800093a:	2000      	movs	r0, #0
 800093c:	f000 fa6e 	bl	8000e1c <lcd_set_cursor>
	lcd_print("  Zap'em Blast'em   ");
 8000940:	480f      	ldr	r0, [pc, #60]	@ (8000980 <game_task_state_1_home+0x68>)
 8000942:	f000 fa8d 	bl	8000e60 <lcd_print>
	lcd_set_cursor(1, 0);
 8000946:	2100      	movs	r1, #0
 8000948:	2001      	movs	r0, #1
 800094a:	f000 fa67 	bl	8000e1c <lcd_set_cursor>
	lcd_print("       Robots       ");
 800094e:	480d      	ldr	r0, [pc, #52]	@ (8000984 <game_task_state_1_home+0x6c>)
 8000950:	f000 fa86 	bl	8000e60 <lcd_print>
	lcd_set_cursor(3, 0);
 8000954:	2100      	movs	r1, #0
 8000956:	2003      	movs	r0, #3
 8000958:	f000 fa60 	bl	8000e1c <lcd_set_cursor>
	lcd_print("HOLD 'SHOOT' TO PLAY");
 800095c:	480a      	ldr	r0, [pc, #40]	@ (8000988 <game_task_state_1_home+0x70>)
 800095e:	f000 fa7f 	bl	8000e60 <lcd_print>
    //play_flg enabled from button task within shoot task?? or make button task
	if (game_task->play_flag == 1){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d106      	bne.n	8000978 <game_task_state_1_home+0x60>
    	game_task->state = 2;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2202      	movs	r2, #2
 800096e:	601a      	str	r2, [r3, #0]
    	game_task->sound_task_ptr->start_snd = 1; // sets start sound flag for sound task to play it
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000974:	2201      	movs	r2, #1
 8000976:	611a      	str	r2, [r3, #16]
    }

}
 8000978:	bf00      	nop
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	08006d94 	.word	0x08006d94
 8000984:	08006dac 	.word	0x08006dac
 8000988:	08006dc4 	.word	0x08006dc4

0800098c <game_task_state_2_play>:
// A function to implement state 2 which is for when the game is being played
// This keeps track of score, prints score messages
void game_task_state_2_play(GameTask *game_task)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	char r_score[5];
	char b_score[5];


	// score counting and delaying
	if (game_task->red_photoresistor_task_ptr->hit_flag && game_task->delay_flag == 0){
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d015      	beq.n	80009ca <game_task_state_2_play+0x3e>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d111      	bne.n	80009ca <game_task_state_2_play+0x3e>
		game_task->score_blue++;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	691b      	ldr	r3, [r3, #16]
 80009aa:	1c5a      	adds	r2, r3, #1
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	611a      	str	r2, [r3, #16]
		game_task->red_photoresistor_task_ptr->hit_flag = 0;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
		game_task->delay_flag = 1;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2201      	movs	r2, #1
 80009bc:	629a      	str	r2, [r3, #40]	@ 0x28
		game_task->delay_start = __HAL_TIM_GET_COUNTER(game_task->htim);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	if (game_task->blue_photoresistor_task_ptr->hit_flag && game_task->delay_flag == 0){
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d015      	beq.n	8000a00 <game_task_state_2_play+0x74>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d111      	bne.n	8000a00 <game_task_state_2_play+0x74>
		game_task->score_red++;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	1c5a      	adds	r2, r3, #1
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	60da      	str	r2, [r3, #12]
		game_task->blue_photoresistor_task_ptr->hit_flag = 0;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
		game_task->delay_flag = 1;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2201      	movs	r2, #1
 80009f2:	629a      	str	r2, [r3, #40]	@ 0x28
		game_task->delay_start = __HAL_TIM_GET_COUNTER(game_task->htim);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	if ((__HAL_TIM_GET_COUNTER(game_task->htim) - game_task->delay_start) > game_task->delay)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0c:	1ad2      	subs	r2, r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d902      	bls.n	8000a1c <game_task_state_2_play+0x90>
	{
		game_task->delay_flag = 0;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	// add thing that prints score of each on the LCD
	//maybe only do once then adjust the score through a direct print index
	if (game_task->num == 0){
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6a1b      	ldr	r3, [r3, #32]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d122      	bne.n	8000a6a <game_task_state_2_play+0xde>
		lcd_clear();
 8000a24:	f000 f9ef 	bl	8000e06 <lcd_clear>
		lcd_set_cursor(0, 0);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f000 f9f6 	bl	8000e1c <lcd_set_cursor>
		lcd_print("  Zap'em Blast'em   ");
 8000a30:	4834      	ldr	r0, [pc, #208]	@ (8000b04 <game_task_state_2_play+0x178>)
 8000a32:	f000 fa15 	bl	8000e60 <lcd_print>
		lcd_set_cursor(1, 0);
 8000a36:	2100      	movs	r1, #0
 8000a38:	2001      	movs	r0, #1
 8000a3a:	f000 f9ef 	bl	8000e1c <lcd_set_cursor>
		lcd_print("     First to 5     ");
 8000a3e:	4832      	ldr	r0, [pc, #200]	@ (8000b08 <game_task_state_2_play+0x17c>)
 8000a40:	f000 fa0e 	bl	8000e60 <lcd_print>
		lcd_set_cursor(2, 0);
 8000a44:	2100      	movs	r1, #0
 8000a46:	2002      	movs	r0, #2
 8000a48:	f000 f9e8 	bl	8000e1c <lcd_set_cursor>
		lcd_print("Red:  0  Zaps       ");
 8000a4c:	482f      	ldr	r0, [pc, #188]	@ (8000b0c <game_task_state_2_play+0x180>)
 8000a4e:	f000 fa07 	bl	8000e60 <lcd_print>
		lcd_set_cursor(3, 0);
 8000a52:	2100      	movs	r1, #0
 8000a54:	2003      	movs	r0, #3
 8000a56:	f000 f9e1 	bl	8000e1c <lcd_set_cursor>
		lcd_print("Blue: 0  Blasts     ");
 8000a5a:	482d      	ldr	r0, [pc, #180]	@ (8000b10 <game_task_state_2_play+0x184>)
 8000a5c:	f000 fa00 	bl	8000e60 <lcd_print>
		//         01234567890123456789
		game_task->num++;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6a1b      	ldr	r3, [r3, #32]
 8000a64:	1c5a      	adds	r2, r3, #1
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	621a      	str	r2, [r3, #32]
	}

	// check to see if score changed for the lcd
	if (game_task->score_red != game_task->score_red_prev){
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68da      	ldr	r2, [r3, #12]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d014      	beq.n	8000aa0 <game_task_state_2_play+0x114>
		sprintf(r_score,"%ld",game_task->score_red);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	68da      	ldr	r2, [r3, #12]
 8000a7a:	f107 0310 	add.w	r3, r7, #16
 8000a7e:	4925      	ldr	r1, [pc, #148]	@ (8000b14 <game_task_state_2_play+0x188>)
 8000a80:	4618      	mov	r0, r3
 8000a82:	f005 fcdb 	bl	800643c <siprintf>
		lcd_set_cursor(2, 6);
 8000a86:	2106      	movs	r1, #6
 8000a88:	2002      	movs	r0, #2
 8000a8a:	f000 f9c7 	bl	8000e1c <lcd_set_cursor>
		lcd_print(r_score);
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 f9e4 	bl	8000e60 <lcd_print>
		game_task->score_red_prev = game_task->score_red;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	68da      	ldr	r2, [r3, #12]
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	615a      	str	r2, [r3, #20]
	}
	if (game_task->score_blue != game_task->score_blue_prev){
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	691a      	ldr	r2, [r3, #16]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d014      	beq.n	8000ad6 <game_task_state_2_play+0x14a>
		sprintf(b_score,"%ld",game_task->score_blue);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	691a      	ldr	r2, [r3, #16]
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	4917      	ldr	r1, [pc, #92]	@ (8000b14 <game_task_state_2_play+0x188>)
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f005 fcc0 	bl	800643c <siprintf>
		lcd_set_cursor(3, 6);
 8000abc:	2106      	movs	r1, #6
 8000abe:	2003      	movs	r0, #3
 8000ac0:	f000 f9ac 	bl	8000e1c <lcd_set_cursor>
		lcd_print(b_score);
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f000 f9c9 	bl	8000e60 <lcd_print>
		game_task->score_blue_prev = game_task->score_blue;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	691a      	ldr	r2, [r3, #16]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	619a      	str	r2, [r3, #24]
	}

	if (game_task->score_red >= game_task->score_thresh || game_task->score_blue >= game_task->score_thresh)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	68da      	ldr	r2, [r3, #12]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	da05      	bge.n	8000aee <game_task_state_2_play+0x162>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	691a      	ldr	r2, [r3, #16]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	db05      	blt.n	8000afa <game_task_state_2_play+0x16e>
	{
		game_task->state = 3;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2203      	movs	r2, #3
 8000af2:	601a      	str	r2, [r3, #0]
		game_task->delay_flag = 0;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2200      	movs	r2, #0
 8000af8:	629a      	str	r2, [r3, #40]	@ 0x28
	}
}
 8000afa:	bf00      	nop
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	08006d94 	.word	0x08006d94
 8000b08:	08006ddc 	.word	0x08006ddc
 8000b0c:	08006df4 	.word	0x08006df4
 8000b10:	08006e0c 	.word	0x08006e0c
 8000b14:	08006e24 	.word	0x08006e24

08000b18 <game_task_state_3_end>:
// A function to implement state 3
// Ends the game when the score threshold has been met
// Prints messages and sets sound flags
void game_task_state_3_end(GameTask *game_task)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
	if (game_task->score_blue >= game_task->score_thresh)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	691a      	ldr	r2, [r3, #16]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69db      	ldr	r3, [r3, #28]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	db49      	blt.n	8000bc0 <game_task_state_3_end+0xa8>
	{
		//		// print win message and set end sound
		if(game_task->delay_flag == 0)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d124      	bne.n	8000b7e <game_task_state_3_end+0x66>
		{
		lcd_set_cursor(0, 0);
 8000b34:	2100      	movs	r1, #0
 8000b36:	2000      	movs	r0, #0
 8000b38:	f000 f970 	bl	8000e1c <lcd_set_cursor>
		lcd_print("                    ");
 8000b3c:	484a      	ldr	r0, [pc, #296]	@ (8000c68 <game_task_state_3_end+0x150>)
 8000b3e:	f000 f98f 	bl	8000e60 <lcd_print>
		lcd_set_cursor(1, 0);
 8000b42:	2100      	movs	r1, #0
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 f969 	bl	8000e1c <lcd_set_cursor>
		lcd_print("     GAME OVER!     ");
 8000b4a:	4848      	ldr	r0, [pc, #288]	@ (8000c6c <game_task_state_3_end+0x154>)
 8000b4c:	f000 f988 	bl	8000e60 <lcd_print>
		lcd_set_cursor(2, 0);
 8000b50:	2100      	movs	r1, #0
 8000b52:	2002      	movs	r0, #2
 8000b54:	f000 f962 	bl	8000e1c <lcd_set_cursor>
		lcd_print("     Blue Wins!!     ");
 8000b58:	4845      	ldr	r0, [pc, #276]	@ (8000c70 <game_task_state_3_end+0x158>)
 8000b5a:	f000 f981 	bl	8000e60 <lcd_print>
		lcd_set_cursor(3, 0);
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2003      	movs	r0, #3
 8000b62:	f000 f95b 	bl	8000e1c <lcd_set_cursor>
		lcd_print("                    ");
 8000b66:	4840      	ldr	r0, [pc, #256]	@ (8000c68 <game_task_state_3_end+0x150>)
 8000b68:	f000 f97a 	bl	8000e60 <lcd_print>
		game_task->delay_flag = 1;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2201      	movs	r2, #1
 8000b70:	629a      	str	r2, [r3, #40]	@ 0x28
		game_task->delay_start = __HAL_TIM_GET_COUNTER(game_task->htim);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	625a      	str	r2, [r3, #36]	@ 0x24
		}
		uint32_t now = __HAL_TIM_GET_COUNTER(game_task->htim);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b86:	60fb      	str	r3, [r7, #12]
		if ((uint32_t)(now - game_task->delay_start) > game_task->end_delay)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d913      	bls.n	8000bc0 <game_task_state_3_end+0xa8>
		{
		    game_task->play_flag = 0;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
		    game_task->state = 1;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	601a      	str	r2, [r3, #0]
		    game_task->score_blue = 0;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	611a      	str	r2, [r3, #16]
		    game_task->score_red = 0;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
		    game_task->num = 0;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	621a      	str	r2, [r3, #32]
		    game_task->delay_flag = 0;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	629a      	str	r2, [r3, #40]	@ 0x28
		    lcd_clear();
 8000bbc:	f000 f923 	bl	8000e06 <lcd_clear>
		}
	}
	if (game_task->score_red >= game_task->score_thresh)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	69db      	ldr	r3, [r3, #28]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	db49      	blt.n	8000c60 <game_task_state_3_end+0x148>
		{
			//		// print win message and set end sound
			if(game_task->delay_flag == 0)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d124      	bne.n	8000c1e <game_task_state_3_end+0x106>
			{
			lcd_set_cursor(0, 0);
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f000 f920 	bl	8000e1c <lcd_set_cursor>
			lcd_print("                    ");
 8000bdc:	4822      	ldr	r0, [pc, #136]	@ (8000c68 <game_task_state_3_end+0x150>)
 8000bde:	f000 f93f 	bl	8000e60 <lcd_print>
			lcd_set_cursor(1, 0);
 8000be2:	2100      	movs	r1, #0
 8000be4:	2001      	movs	r0, #1
 8000be6:	f000 f919 	bl	8000e1c <lcd_set_cursor>
			lcd_print("     GAME OVER!     ");
 8000bea:	4820      	ldr	r0, [pc, #128]	@ (8000c6c <game_task_state_3_end+0x154>)
 8000bec:	f000 f938 	bl	8000e60 <lcd_print>
			lcd_set_cursor(2, 0);
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f000 f912 	bl	8000e1c <lcd_set_cursor>
			lcd_print("     Red Wins!!     ");
 8000bf8:	481e      	ldr	r0, [pc, #120]	@ (8000c74 <game_task_state_3_end+0x15c>)
 8000bfa:	f000 f931 	bl	8000e60 <lcd_print>
			lcd_set_cursor(3, 0);
 8000bfe:	2100      	movs	r1, #0
 8000c00:	2003      	movs	r0, #3
 8000c02:	f000 f90b 	bl	8000e1c <lcd_set_cursor>
			lcd_print("                    ");
 8000c06:	4818      	ldr	r0, [pc, #96]	@ (8000c68 <game_task_state_3_end+0x150>)
 8000c08:	f000 f92a 	bl	8000e60 <lcd_print>
			game_task->delay_flag = 1;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2201      	movs	r2, #1
 8000c10:	629a      	str	r2, [r3, #40]	@ 0x28
			game_task->delay_start = __HAL_TIM_GET_COUNTER(game_task->htim);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			uint32_t now = __HAL_TIM_GET_COUNTER(game_task->htim);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c26:	60bb      	str	r3, [r7, #8]
			if ((uint32_t)(now - game_task->delay_start) > game_task->end_delay)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c2c:	68ba      	ldr	r2, [r7, #8]
 8000c2e:	1ad2      	subs	r2, r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d913      	bls.n	8000c60 <game_task_state_3_end+0x148>
			{
			    game_task->play_flag = 0;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
			    game_task->state = 1;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]
			    game_task->score_blue = 0;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
			    game_task->score_red = 0;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	60da      	str	r2, [r3, #12]
			    game_task->num = 0;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2200      	movs	r2, #0
 8000c54:	621a      	str	r2, [r3, #32]
			    game_task->delay_flag = 0;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	629a      	str	r2, [r3, #40]	@ 0x28
			    lcd_clear();
 8000c5c:	f000 f8d3 	bl	8000e06 <lcd_clear>
			}
		}

}
 8000c60:	bf00      	nop
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	08006e28 	.word	0x08006e28
 8000c6c:	08006e40 	.word	0x08006e40
 8000c70:	08006e58 	.word	0x08006e58
 8000c74:	08006e70 	.word	0x08006e70

08000c78 <lcd_send_nibble>:
#define LCD_RS        0x01

static void lcd_send_nibble(uint8_t nibble, uint8_t rs);
static void lcd_send_byte(uint8_t byte, uint8_t rs);

static void lcd_send_nibble(uint8_t nibble, uint8_t rs) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	4603      	mov	r3, r0
 8000c80:	460a      	mov	r2, r1
 8000c82:	71fb      	strb	r3, [r7, #7]
 8000c84:	4613      	mov	r3, r2
 8000c86:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nibble & 0xF0);
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	f023 030f 	bic.w	r3, r3, #15
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	73fb      	strb	r3, [r7, #15]
    if (rs) data |= LCD_RS;
 8000c92:	79bb      	ldrb	r3, [r7, #6]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d004      	beq.n	8000ca2 <lcd_send_nibble+0x2a>
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	f043 0301 	orr.w	r3, r3, #1
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	73fb      	strb	r3, [r7, #15]
    data |= LCD_BACKLIGHT;
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
 8000ca4:	f043 0308 	orr.w	r3, r3, #8
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	73fb      	strb	r3, [r7, #15]

    // Pulse enable
    uint8_t data_e = data | LCD_ENABLE;
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDR, &data_e, 1, HAL_MAX_DELAY);
 8000cb6:	f107 020e 	add.w	r2, r7, #14
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cbe:	9300      	str	r3, [sp, #0]
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	214e      	movs	r1, #78	@ 0x4e
 8000cc4:	480b      	ldr	r0, [pc, #44]	@ (8000cf4 <lcd_send_nibble+0x7c>)
 8000cc6:	f003 fa9d 	bl	8004204 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000cca:	2001      	movs	r0, #1
 8000ccc:	f001 fedc 	bl	8002a88 <HAL_Delay>
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDR, &data, 1, HAL_MAX_DELAY);
 8000cd0:	f107 020f 	add.w	r2, r7, #15
 8000cd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	214e      	movs	r1, #78	@ 0x4e
 8000cde:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <lcd_send_nibble+0x7c>)
 8000ce0:	f003 fa90 	bl	8004204 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f001 fecf 	bl	8002a88 <HAL_Delay>
}
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	2000037c 	.word	0x2000037c

08000cf8 <lcd_send_byte>:

static void lcd_send_byte(uint8_t byte, uint8_t rs) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	460a      	mov	r2, r1
 8000d02:	71fb      	strb	r3, [r7, #7]
 8000d04:	4613      	mov	r3, r2
 8000d06:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble(byte & 0xF0, rs);
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	f023 030f 	bic.w	r3, r3, #15
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	79ba      	ldrb	r2, [r7, #6]
 8000d12:	4611      	mov	r1, r2
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ffaf 	bl	8000c78 <lcd_send_nibble>
    lcd_send_nibble((byte << 4) & 0xF0, rs);
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	011b      	lsls	r3, r3, #4
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	79ba      	ldrb	r2, [r7, #6]
 8000d22:	4611      	mov	r1, r2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ffa7 	bl	8000c78 <lcd_send_nibble>
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <lcd_send_command>:

void lcd_send_command(uint8_t cmd) {
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	4603      	mov	r3, r0
 8000d3a:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(cmd, 0);
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ffd9 	bl	8000cf8 <lcd_send_byte>
    HAL_Delay(2);
 8000d46:	2002      	movs	r0, #2
 8000d48:	f001 fe9e 	bl	8002a88 <HAL_Delay>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(data, 1);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2101      	movs	r1, #1
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ffc8 	bl	8000cf8 <lcd_send_byte>
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <lcd_force_backlight_on>:

void lcd_force_backlight_on(void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af02      	add	r7, sp, #8
    uint8_t data = 0x00 | LCD_BACKLIGHT;
 8000d76:	2308      	movs	r3, #8
 8000d78:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDR, &data, 1, HAL_MAX_DELAY);
 8000d7a:	1dfa      	adds	r2, r7, #7
 8000d7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	2301      	movs	r3, #1
 8000d84:	214e      	movs	r1, #78	@ 0x4e
 8000d86:	4803      	ldr	r0, [pc, #12]	@ (8000d94 <lcd_force_backlight_on+0x24>)
 8000d88:	f003 fa3c 	bl	8004204 <HAL_I2C_Master_Transmit>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	2000037c 	.word	0x2000037c

08000d98 <lcd_init>:

void lcd_init(void) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
    HAL_Delay(50); // Wait for power to stabilize
 8000d9c:	2032      	movs	r0, #50	@ 0x32
 8000d9e:	f001 fe73 	bl	8002a88 <HAL_Delay>

    // Set to 4-bit mode
    lcd_send_nibble(0x30, 0); HAL_Delay(5);
 8000da2:	2100      	movs	r1, #0
 8000da4:	2030      	movs	r0, #48	@ 0x30
 8000da6:	f7ff ff67 	bl	8000c78 <lcd_send_nibble>
 8000daa:	2005      	movs	r0, #5
 8000dac:	f001 fe6c 	bl	8002a88 <HAL_Delay>
    lcd_send_nibble(0x30, 0); HAL_Delay(1);
 8000db0:	2100      	movs	r1, #0
 8000db2:	2030      	movs	r0, #48	@ 0x30
 8000db4:	f7ff ff60 	bl	8000c78 <lcd_send_nibble>
 8000db8:	2001      	movs	r0, #1
 8000dba:	f001 fe65 	bl	8002a88 <HAL_Delay>
    lcd_send_nibble(0x30, 0); HAL_Delay(1);
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2030      	movs	r0, #48	@ 0x30
 8000dc2:	f7ff ff59 	bl	8000c78 <lcd_send_nibble>
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	f001 fe5e 	bl	8002a88 <HAL_Delay>
    lcd_send_nibble(0x20, 0); HAL_Delay(1); // 4-bit mode
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2020      	movs	r0, #32
 8000dd0:	f7ff ff52 	bl	8000c78 <lcd_send_nibble>
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f001 fe57 	bl	8002a88 <HAL_Delay>

    lcd_send_command(0x28); // Function set: 4-bit, 2-line, 5x8 dots
 8000dda:	2028      	movs	r0, #40	@ 0x28
 8000ddc:	f7ff ffa9 	bl	8000d32 <lcd_send_command>
    lcd_send_command(0x08); // Display off
 8000de0:	2008      	movs	r0, #8
 8000de2:	f7ff ffa6 	bl	8000d32 <lcd_send_command>
    lcd_send_command(0x01); // Clear display
 8000de6:	2001      	movs	r0, #1
 8000de8:	f7ff ffa3 	bl	8000d32 <lcd_send_command>
    HAL_Delay(2);
 8000dec:	2002      	movs	r0, #2
 8000dee:	f001 fe4b 	bl	8002a88 <HAL_Delay>
    lcd_send_command(0x06); // Entry mode set
 8000df2:	2006      	movs	r0, #6
 8000df4:	f7ff ff9d 	bl	8000d32 <lcd_send_command>
    lcd_send_command(0x0C); // Display on, cursor off
 8000df8:	200c      	movs	r0, #12
 8000dfa:	f7ff ff9a 	bl	8000d32 <lcd_send_command>
    lcd_force_backlight_on();
 8000dfe:	f7ff ffb7 	bl	8000d70 <lcd_force_backlight_on>
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <lcd_clear>:

void lcd_clear(void) {
 8000e06:	b580      	push	{r7, lr}
 8000e08:	af00      	add	r7, sp, #0
    lcd_send_command(0x01);
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f7ff ff91 	bl	8000d32 <lcd_send_command>
    HAL_Delay(2);
 8000e10:	2002      	movs	r0, #2
 8000e12:	f001 fe39 	bl	8002a88 <HAL_Delay>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	460a      	mov	r2, r1
 8000e26:	71fb      	strb	r3, [r7, #7]
 8000e28:	4613      	mov	r3, r2
 8000e2a:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
    if (row > 3) row = 3;
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d901      	bls.n	8000e36 <lcd_set_cursor+0x1a>
 8000e32:	2303      	movs	r3, #3
 8000e34:	71fb      	strb	r3, [r7, #7]
    lcd_send_command(0x80 | (col + row_offsets[row]));
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	4a08      	ldr	r2, [pc, #32]	@ (8000e5c <lcd_set_cursor+0x40>)
 8000e3a:	5cd2      	ldrb	r2, [r2, r3]
 8000e3c:	79bb      	ldrb	r3, [r7, #6]
 8000e3e:	4413      	add	r3, r2
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	b25b      	sxtb	r3, r3
 8000e44:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e48:	b25b      	sxtb	r3, r3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff ff70 	bl	8000d32 <lcd_send_command>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	0801ff38 	.word	0x0801ff38

08000e60 <lcd_print>:

void lcd_print(char *str) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000e68:	e006      	b.n	8000e78 <lcd_print+0x18>
        lcd_send_data((uint8_t)*str++);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	1c5a      	adds	r2, r3, #1
 8000e6e:	607a      	str	r2, [r7, #4]
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ff6e 	bl	8000d54 <lcd_send_data>
    while (*str) {
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1f4      	bne.n	8000e6a <lcd_print+0xa>
    }
}
 8000e80:	bf00      	nop
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e92:	f001 fd87 	bl	80029a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e96:	f000 f90f 	bl	80010b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e9a:	f000 fca3 	bl	80017e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e9e:	f000 fc81 	bl	80017a4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000ea2:	f000 f9ed 	bl	8001280 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000ea6:	f000 fa19 	bl	80012dc <MX_TIM1_Init>
  MX_TIM3_Init();
 8000eaa:	f000 fb35 	bl	8001518 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000eae:	f000 fb87 	bl	80015c0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000eb2:	f000 fbe9 	bl	8001688 <MX_TIM5_Init>
  MX_TIM2_Init();
 8000eb6:	f000 fab9 	bl	800142c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000eba:	f000 f965 	bl	8001188 <MX_ADC1_Init>
  MX_TIM9_Init();
 8000ebe:	f000 fc37 	bl	8001730 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4862      	ldr	r0, [pc, #392]	@ (8001050 <main+0x1c4>)
 8000ec6:	f004 fa35 	bl	8005334 <HAL_TIM_PWM_Start_IT>

  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4861      	ldr	r0, [pc, #388]	@ (8001054 <main+0x1c8>)
 8000ece:	f004 fa31 	bl	8005334 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	485f      	ldr	r0, [pc, #380]	@ (8001054 <main+0x1c8>)
 8000ed6:	f004 fa2d 	bl	8005334 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
 8000eda:	2108      	movs	r1, #8
 8000edc:	485d      	ldr	r0, [pc, #372]	@ (8001054 <main+0x1c8>)
 8000ede:	f004 fa29 	bl	8005334 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 8000ee2:	210c      	movs	r1, #12
 8000ee4:	485b      	ldr	r0, [pc, #364]	@ (8001054 <main+0x1c8>)
 8000ee6:	f004 fa25 	bl	8005334 <HAL_TIM_PWM_Start_IT>

  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8000eea:	2100      	movs	r1, #0
 8000eec:	485a      	ldr	r0, [pc, #360]	@ (8001058 <main+0x1cc>)
 8000eee:	f004 fa21 	bl	8005334 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	4858      	ldr	r0, [pc, #352]	@ (8001058 <main+0x1cc>)
 8000ef6:	f004 fa1d 	bl	8005334 <HAL_TIM_PWM_Start_IT>

  HAL_TIM_Base_Start(&htim1);
 8000efa:	4856      	ldr	r0, [pc, #344]	@ (8001054 <main+0x1c8>)
 8000efc:	f004 f970 	bl	80051e0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8000f00:	4853      	ldr	r0, [pc, #332]	@ (8001050 <main+0x1c4>)
 8000f02:	f004 f96d 	bl	80051e0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8000f06:	4854      	ldr	r0, [pc, #336]	@ (8001058 <main+0x1cc>)
 8000f08:	f004 f96a 	bl	80051e0 <HAL_TIM_Base_Start>

  HAL_TIM_Encoder_Start(red_encoder.htim, TIM_CHANNEL_ALL);
 8000f0c:	4b53      	ldr	r3, [pc, #332]	@ (800105c <main+0x1d0>)
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	213c      	movs	r1, #60	@ 0x3c
 8000f12:	4618      	mov	r0, r3
 8000f14:	f004 fbb2 	bl	800567c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(blue_encoder.htim, TIM_CHANNEL_ALL);
 8000f18:	4b51      	ldr	r3, [pc, #324]	@ (8001060 <main+0x1d4>)
 8000f1a:	695b      	ldr	r3, [r3, #20]
 8000f1c:	213c      	movs	r1, #60	@ 0x3c
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f004 fbac 	bl	800567c <HAL_TIM_Encoder_Start>

  enable(&mred);
 8000f24:	484f      	ldr	r0, [pc, #316]	@ (8001064 <main+0x1d8>)
 8000f26:	f000 ff94 	bl	8001e52 <enable>
  enable(&mblue);
 8000f2a:	484f      	ldr	r0, [pc, #316]	@ (8001068 <main+0x1dc>)
 8000f2c:	f000 ff91 	bl	8001e52 <enable>
  //
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	484d      	ldr	r0, [pc, #308]	@ (800106c <main+0x1e0>)
 8000f36:	f002 ffef 	bl	8003f18 <HAL_GPIO_WritePin>
  // sleep pins
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f40:	484a      	ldr	r0, [pc, #296]	@ (800106c <main+0x1e0>)
 8000f42:	f002 ffe9 	bl	8003f18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000f46:	2201      	movs	r2, #1
 8000f48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f4c:	4847      	ldr	r0, [pc, #284]	@ (800106c <main+0x1e0>)
 8000f4e:	f002 ffe3 	bl	8003f18 <HAL_GPIO_WritePin>
  adc_task_run(&adc_task);
 8000f52:	4847      	ldr	r0, [pc, #284]	@ (8001070 <main+0x1e4>)
 8000f54:	f7ff fb2a 	bl	80005ac <adc_task_run>
  HAL_Delay(2000); // 2 second delay to let stuff get set up
 8000f58:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f5c:	f001 fd94 	bl	8002a88 <HAL_Delay>
  adc_task_run(&adc_task);
 8000f60:	4843      	ldr	r0, [pc, #268]	@ (8001070 <main+0x1e4>)
 8000f62:	f7ff fb23 	bl	80005ac <adc_task_run>
  lcd_clear();
 8000f66:	f7ff ff4e 	bl	8000e06 <lcd_clear>
  lcd_set_cursor(1, 0);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f7ff ff55 	bl	8000e1c <lcd_set_cursor>
  lcd_print("  Zap'em Blast'em   ");
 8000f72:	4840      	ldr	r0, [pc, #256]	@ (8001074 <main+0x1e8>)
 8000f74:	f7ff ff74 	bl	8000e60 <lcd_print>
  lcd_set_cursor(2, 0);
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f7ff ff4e 	bl	8000e1c <lcd_set_cursor>
  lcd_print("       Robots       ");
 8000f80:	483d      	ldr	r0, [pc, #244]	@ (8001078 <main+0x1ec>)
 8000f82:	f7ff ff6d 	bl	8000e60 <lcd_print>
  calibration();
 8000f86:	f000 fd4f 	bl	8001a28 <calibration>
  HAL_Delay(1000);
 8000f8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f8e:	f001 fd7b 	bl	8002a88 <HAL_Delay>
  setup_encoder(&red_encoder);
 8000f92:	4832      	ldr	r0, [pc, #200]	@ (800105c <main+0x1d0>)
 8000f94:	f7ff fc10 	bl	80007b8 <setup_encoder>
  setup_encoder(&blue_encoder);
 8000f98:	4831      	ldr	r0, [pc, #196]	@ (8001060 <main+0x1d4>)
 8000f9a:	f7ff fc0d 	bl	80007b8 <setup_encoder>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  adc_task_run(&adc_task);
 8000f9e:	4834      	ldr	r0, [pc, #208]	@ (8001070 <main+0x1e4>)
 8000fa0:	f7ff fb04 	bl	80005ac <adc_task_run>
	  game_task_run(&game_task);
 8000fa4:	4835      	ldr	r0, [pc, #212]	@ (800107c <main+0x1f0>)
 8000fa6:	f7ff fc8c 	bl	80008c2 <game_task_run>
	  sound_task_run(&sound_task);
 8000faa:	4835      	ldr	r0, [pc, #212]	@ (8001080 <main+0x1f4>)
 8000fac:	f001 f916 	bl	80021dc <sound_task_run>

	  // set play flag by each player holding button for 2 seconds
	  if (red_held && blue_held && game_task.play_flag == 0)
 8000fb0:	4b34      	ldr	r3, [pc, #208]	@ (8001084 <main+0x1f8>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d031      	beq.n	800101c <main+0x190>
 8000fb8:	4b33      	ldr	r3, [pc, #204]	@ (8001088 <main+0x1fc>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d02d      	beq.n	800101c <main+0x190>
 8000fc0:	4b2e      	ldr	r3, [pc, #184]	@ (800107c <main+0x1f0>)
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d129      	bne.n	800101c <main+0x190>
	  {
	      uint32_t now = __HAL_TIM_GET_COUNTER(game_task.htim);
 8000fc8:	4b2c      	ldr	r3, [pc, #176]	@ (800107c <main+0x1f0>)
 8000fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd0:	607b      	str	r3, [r7, #4]
	      red_elapsed = now - red_start;
 8000fd2:	4b2e      	ldr	r3, [pc, #184]	@ (800108c <main+0x200>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	4a2d      	ldr	r2, [pc, #180]	@ (8001090 <main+0x204>)
 8000fdc:	6013      	str	r3, [r2, #0]
	      blue_elapsed = now - blue_start;
 8000fde:	4b2d      	ldr	r3, [pc, #180]	@ (8001094 <main+0x208>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8001098 <main+0x20c>)
 8000fe8:	6013      	str	r3, [r2, #0]

	      if (red_elapsed > hold_time && blue_elapsed > hold_time)
 8000fea:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <main+0x204>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a2b      	ldr	r2, [pc, #172]	@ (800109c <main+0x210>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d913      	bls.n	800101c <main+0x190>
 8000ff4:	4b28      	ldr	r3, [pc, #160]	@ (8001098 <main+0x20c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a28      	ldr	r2, [pc, #160]	@ (800109c <main+0x210>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d90e      	bls.n	800101c <main+0x190>
	      {
	          game_task.play_flag = 1;
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <main+0x1f0>)
 8001000:	2201      	movs	r2, #1
 8001002:	609a      	str	r2, [r3, #8]
	          red_held = 0;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <main+0x1f8>)
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]
	          blue_held = 0;
 800100a:	4b1f      	ldr	r3, [pc, #124]	@ (8001088 <main+0x1fc>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
	          red_shoot_task.button = 0;
 8001010:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <main+0x214>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
	          blue_shoot_task.button = 0;
 8001016:	4b23      	ldr	r3, [pc, #140]	@ (80010a4 <main+0x218>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
	      }
	  }
	  if (game_task.play_flag){ //shooting and scoring disabled when game hasn't started
 800101c:	4b17      	ldr	r3, [pc, #92]	@ (800107c <main+0x1f0>)
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d011      	beq.n	8001048 <main+0x1bc>
		  shoot_task_run(&red_shoot_task);
 8001024:	481e      	ldr	r0, [pc, #120]	@ (80010a0 <main+0x214>)
 8001026:	f000 ffe1 	bl	8001fec <shoot_task_run>
		  shoot_task_run(&blue_shoot_task);
 800102a:	481e      	ldr	r0, [pc, #120]	@ (80010a4 <main+0x218>)
 800102c:	f000 ffde 	bl	8001fec <shoot_task_run>
		  controller_task_run(&blue_controller_task);
 8001030:	481d      	ldr	r0, [pc, #116]	@ (80010a8 <main+0x21c>)
 8001032:	f7ff fb0b 	bl	800064c <controller_task_run>
		  controller_task_run(&red_controller_task);
 8001036:	481d      	ldr	r0, [pc, #116]	@ (80010ac <main+0x220>)
 8001038:	f7ff fb08 	bl	800064c <controller_task_run>
		  photoresistor_task_run(&red_photoresistor_task);
 800103c:	481c      	ldr	r0, [pc, #112]	@ (80010b0 <main+0x224>)
 800103e:	f000 ff83 	bl	8001f48 <photoresistor_task_run>
		  photoresistor_task_run(&blue_photoresistor_task);
 8001042:	481c      	ldr	r0, [pc, #112]	@ (80010b4 <main+0x228>)
 8001044:	f000 ff80 	bl	8001f48 <photoresistor_task_run>
	  }

	  HAL_Delay(1);
 8001048:	2001      	movs	r0, #1
 800104a:	f001 fd1d 	bl	8002a88 <HAL_Delay>
	  adc_task_run(&adc_task);
 800104e:	e7a6      	b.n	8000f9e <main+0x112>
 8001050:	20000418 	.word	0x20000418
 8001054:	200003d0 	.word	0x200003d0
 8001058:	200004a8 	.word	0x200004a8
 800105c:	20000018 	.word	0x20000018
 8001060:	20000030 	.word	0x20000030
 8001064:	20000000 	.word	0x20000000
 8001068:	2000000c 	.word	0x2000000c
 800106c:	40020400 	.word	0x40020400
 8001070:	20000230 	.word	0x20000230
 8001074:	08006e88 	.word	0x08006e88
 8001078:	08006ea0 	.word	0x08006ea0
 800107c:	200000c0 	.word	0x200000c0
 8001080:	20000048 	.word	0x20000048
 8001084:	20000580 	.word	0x20000580
 8001088:	20000581 	.word	0x20000581
 800108c:	20000584 	.word	0x20000584
 8001090:	2000058c 	.word	0x2000058c
 8001094:	20000588 	.word	0x20000588
 8001098:	20000590 	.word	0x20000590
 800109c:	001e8480 	.word	0x001e8480
 80010a0:	20000120 	.word	0x20000120
 80010a4:	20000150 	.word	0x20000150
 80010a8:	20000180 	.word	0x20000180
 80010ac:	200001d8 	.word	0x200001d8
 80010b0:	20000078 	.word	0x20000078
 80010b4:	2000009c 	.word	0x2000009c

080010b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b094      	sub	sp, #80	@ 0x50
 80010bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010be:	f107 0320 	add.w	r3, r7, #32
 80010c2:	2230      	movs	r2, #48	@ 0x30
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f005 f9da 	bl	8006480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	f107 030c 	add.w	r3, r7, #12
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	4b27      	ldr	r3, [pc, #156]	@ (8001180 <SystemClock_Config+0xc8>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	4a26      	ldr	r2, [pc, #152]	@ (8001180 <SystemClock_Config+0xc8>)
 80010e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ec:	4b24      	ldr	r3, [pc, #144]	@ (8001180 <SystemClock_Config+0xc8>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <SystemClock_Config+0xcc>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a20      	ldr	r2, [pc, #128]	@ (8001184 <SystemClock_Config+0xcc>)
 8001102:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <SystemClock_Config+0xcc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001114:	2301      	movs	r3, #1
 8001116:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001118:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111e:	2302      	movs	r3, #2
 8001120:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001122:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001128:	2319      	movs	r3, #25
 800112a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800112c:	23c0      	movs	r3, #192	@ 0xc0
 800112e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001134:	2304      	movs	r3, #4
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	4618      	mov	r0, r3
 800113e:	f003 fbbb 	bl	80048b8 <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001148:	f000 fdc8 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001150:	2302      	movs	r3, #2
 8001152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001162:	f107 030c 	add.w	r3, r7, #12
 8001166:	2103      	movs	r1, #3
 8001168:	4618      	mov	r0, r3
 800116a:	f003 fe1d 	bl	8004da8 <HAL_RCC_ClockConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001174:	f000 fdb2 	bl	8001cdc <Error_Handler>
  }
}
 8001178:	bf00      	nop
 800117a:	3750      	adds	r7, #80	@ 0x50
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40023800 	.word	0x40023800
 8001184:	40007000 	.word	0x40007000

08001188 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800118e:	463b      	mov	r3, r7
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800119a:	4b36      	ldr	r3, [pc, #216]	@ (8001274 <MX_ADC1_Init+0xec>)
 800119c:	4a36      	ldr	r2, [pc, #216]	@ (8001278 <MX_ADC1_Init+0xf0>)
 800119e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011a0:	4b34      	ldr	r3, [pc, #208]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011a8:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011ae:	4b31      	ldr	r3, [pc, #196]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011ca:	4a2c      	ldr	r2, [pc, #176]	@ (800127c <MX_ADC1_Init+0xf4>)
 80011cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ce:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80011d4:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011d6:	2204      	movs	r2, #4
 80011d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011da:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011dc:	2201      	movs	r2, #1
 80011de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e8:	4822      	ldr	r0, [pc, #136]	@ (8001274 <MX_ADC1_Init+0xec>)
 80011ea:	f001 fc71 	bl	8002ad0 <HAL_ADC_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011f4:	f000 fd72 	bl	8001cdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80011f8:	2304      	movs	r3, #4
 80011fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001200:	2303      	movs	r3, #3
 8001202:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001204:	463b      	mov	r3, r7
 8001206:	4619      	mov	r1, r3
 8001208:	481a      	ldr	r0, [pc, #104]	@ (8001274 <MX_ADC1_Init+0xec>)
 800120a:	f001 fdb7 	bl	8002d7c <HAL_ADC_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001214:	f000 fd62 	bl	8001cdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001218:	2305      	movs	r3, #5
 800121a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800121c:	2302      	movs	r3, #2
 800121e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001220:	463b      	mov	r3, r7
 8001222:	4619      	mov	r1, r3
 8001224:	4813      	ldr	r0, [pc, #76]	@ (8001274 <MX_ADC1_Init+0xec>)
 8001226:	f001 fda9 	bl	8002d7c <HAL_ADC_ConfigChannel>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001230:	f000 fd54 	bl	8001cdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001234:	2306      	movs	r3, #6
 8001236:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001238:	2303      	movs	r3, #3
 800123a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800123c:	463b      	mov	r3, r7
 800123e:	4619      	mov	r1, r3
 8001240:	480c      	ldr	r0, [pc, #48]	@ (8001274 <MX_ADC1_Init+0xec>)
 8001242:	f001 fd9b 	bl	8002d7c <HAL_ADC_ConfigChannel>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800124c:	f000 fd46 	bl	8001cdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001250:	2307      	movs	r3, #7
 8001252:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001254:	2304      	movs	r3, #4
 8001256:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001258:	463b      	mov	r3, r7
 800125a:	4619      	mov	r1, r3
 800125c:	4805      	ldr	r0, [pc, #20]	@ (8001274 <MX_ADC1_Init+0xec>)
 800125e:	f001 fd8d 	bl	8002d7c <HAL_ADC_ConfigChannel>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001268:	f000 fd38 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800126c:	bf00      	nop
 800126e:	3710      	adds	r7, #16
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200002d4 	.word	0x200002d4
 8001278:	40012000 	.word	0x40012000
 800127c:	0f000001 	.word	0x0f000001

08001280 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <MX_I2C1_Init+0x50>)
 8001286:	4a13      	ldr	r2, [pc, #76]	@ (80012d4 <MX_I2C1_Init+0x54>)
 8001288:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <MX_I2C1_Init+0x50>)
 800128c:	4a12      	ldr	r2, [pc, #72]	@ (80012d8 <MX_I2C1_Init+0x58>)
 800128e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001290:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001296:	4b0e      	ldr	r3, [pc, #56]	@ (80012d0 <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <MX_I2C1_Init+0x50>)
 800129e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <MX_I2C1_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <MX_I2C1_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b0:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b6:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012bc:	4804      	ldr	r0, [pc, #16]	@ (80012d0 <MX_I2C1_Init+0x50>)
 80012be:	f002 fe5d 	bl	8003f7c <HAL_I2C_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012c8:	f000 fd08 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	2000037c 	.word	0x2000037c
 80012d4:	40005400 	.word	0x40005400
 80012d8:	000186a0 	.word	0x000186a0

080012dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b092      	sub	sp, #72	@ 0x48
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
 80012fc:	615a      	str	r2, [r3, #20]
 80012fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2220      	movs	r2, #32
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f005 f8ba 	bl	8006480 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800130c:	4b45      	ldr	r3, [pc, #276]	@ (8001424 <MX_TIM1_Init+0x148>)
 800130e:	4a46      	ldr	r2, [pc, #280]	@ (8001428 <MX_TIM1_Init+0x14c>)
 8001310:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001312:	4b44      	ldr	r3, [pc, #272]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001314:	2200      	movs	r2, #0
 8001316:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b42      	ldr	r3, [pc, #264]	@ (8001424 <MX_TIM1_Init+0x148>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4799;
 800131e:	4b41      	ldr	r3, [pc, #260]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001320:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001324:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001326:	4b3f      	ldr	r3, [pc, #252]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800132c:	4b3d      	ldr	r3, [pc, #244]	@ (8001424 <MX_TIM1_Init+0x148>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001332:	4b3c      	ldr	r3, [pc, #240]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001338:	483a      	ldr	r0, [pc, #232]	@ (8001424 <MX_TIM1_Init+0x148>)
 800133a:	f003 ffab 	bl	8005294 <HAL_TIM_PWM_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001344:	f000 fcca 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001348:	2300      	movs	r3, #0
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001350:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001354:	4619      	mov	r1, r3
 8001356:	4833      	ldr	r0, [pc, #204]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001358:	f004 ff9c 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001362:	f000 fcbb 	bl	8001cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001366:	2370      	movs	r3, #112	@ 0x70
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001382:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4826      	ldr	r0, [pc, #152]	@ (8001424 <MX_TIM1_Init+0x148>)
 800138c:	f004 faf4 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001396:	f000 fca1 	bl	8001cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800139a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800139e:	2204      	movs	r2, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	4820      	ldr	r0, [pc, #128]	@ (8001424 <MX_TIM1_Init+0x148>)
 80013a4:	f004 fae8 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80013ae:	f000 fc95 	bl	8001cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b6:	2208      	movs	r2, #8
 80013b8:	4619      	mov	r1, r3
 80013ba:	481a      	ldr	r0, [pc, #104]	@ (8001424 <MX_TIM1_Init+0x148>)
 80013bc:	f004 fadc 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80013c6:	f000 fc89 	bl	8001cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ce:	220c      	movs	r2, #12
 80013d0:	4619      	mov	r1, r3
 80013d2:	4814      	ldr	r0, [pc, #80]	@ (8001424 <MX_TIM1_Init+0x148>)
 80013d4:	f004 fad0 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80013de:	f000 fc7d 	bl	8001cdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	4619      	mov	r1, r3
 8001404:	4807      	ldr	r0, [pc, #28]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001406:	f004 ffb3 	bl	8006370 <HAL_TIMEx_ConfigBreakDeadTime>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001410:	f000 fc64 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <MX_TIM1_Init+0x148>)
 8001416:	f001 f931 	bl	800267c <HAL_TIM_MspPostInit>

}
 800141a:	bf00      	nop
 800141c:	3748      	adds	r7, #72	@ 0x48
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200003d0 	.word	0x200003d0
 8001428:	40010000 	.word	0x40010000

0800142c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08e      	sub	sp, #56	@ 0x38
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001440:	f107 0320 	add.w	r3, r7, #32
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800145c:	4b2d      	ldr	r3, [pc, #180]	@ (8001514 <MX_TIM2_Init+0xe8>)
 800145e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001462:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001464:	4b2b      	ldr	r3, [pc, #172]	@ (8001514 <MX_TIM2_Init+0xe8>)
 8001466:	2200      	movs	r2, #0
 8001468:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146a:	4b2a      	ldr	r3, [pc, #168]	@ (8001514 <MX_TIM2_Init+0xe8>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1088;
 8001470:	4b28      	ldr	r3, [pc, #160]	@ (8001514 <MX_TIM2_Init+0xe8>)
 8001472:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 8001476:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001478:	4b26      	ldr	r3, [pc, #152]	@ (8001514 <MX_TIM2_Init+0xe8>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147e:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <MX_TIM2_Init+0xe8>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001484:	4823      	ldr	r0, [pc, #140]	@ (8001514 <MX_TIM2_Init+0xe8>)
 8001486:	f003 fe5b 	bl	8005140 <HAL_TIM_Base_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001490:	f000 fc24 	bl	8001cdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800149a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800149e:	4619      	mov	r1, r3
 80014a0:	481c      	ldr	r0, [pc, #112]	@ (8001514 <MX_TIM2_Init+0xe8>)
 80014a2:	f004 fb2b 	bl	8005afc <HAL_TIM_ConfigClockSource>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80014ac:	f000 fc16 	bl	8001cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014b0:	4818      	ldr	r0, [pc, #96]	@ (8001514 <MX_TIM2_Init+0xe8>)
 80014b2:	f003 feef 	bl	8005294 <HAL_TIM_PWM_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80014bc:	f000 fc0e 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014c8:	f107 0320 	add.w	r3, r7, #32
 80014cc:	4619      	mov	r1, r3
 80014ce:	4811      	ldr	r0, [pc, #68]	@ (8001514 <MX_TIM2_Init+0xe8>)
 80014d0:	f004 fee0 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80014da:	f000 fbff 	bl	8001cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014de:	2360      	movs	r3, #96	@ 0x60
 80014e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2200      	movs	r2, #0
 80014f2:	4619      	mov	r1, r3
 80014f4:	4807      	ldr	r0, [pc, #28]	@ (8001514 <MX_TIM2_Init+0xe8>)
 80014f6:	f004 fa3f 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001500:	f000 fbec 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001504:	4803      	ldr	r0, [pc, #12]	@ (8001514 <MX_TIM2_Init+0xe8>)
 8001506:	f001 f8b9 	bl	800267c <HAL_TIM_MspPostInit>

}
 800150a:	bf00      	nop
 800150c:	3738      	adds	r7, #56	@ 0x38
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000418 	.word	0x20000418

08001518 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08c      	sub	sp, #48	@ 0x30
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800151e:	f107 030c 	add.w	r3, r7, #12
 8001522:	2224      	movs	r2, #36	@ 0x24
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f004 ffaa 	bl	8006480 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001536:	4a21      	ldr	r2, [pc, #132]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001538:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800153a:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001540:	4b1d      	ldr	r3, [pc, #116]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001546:	4b1c      	ldr	r3, [pc, #112]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001548:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800154c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154e:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800155a:	2301      	movs	r3, #1
 800155c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001562:	2301      	movs	r3, #1
 8001564:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800156e:	2300      	movs	r3, #0
 8001570:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001572:	2301      	movs	r3, #1
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001576:	2300      	movs	r3, #0
 8001578:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	4619      	mov	r1, r3
 8001584:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 8001586:	f003 ffd3 	bl	8005530 <HAL_TIM_Encoder_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001590:	f000 fba4 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001594:	2300      	movs	r3, #0
 8001596:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	4619      	mov	r1, r3
 80015a0:	4805      	ldr	r0, [pc, #20]	@ (80015b8 <MX_TIM3_Init+0xa0>)
 80015a2:	f004 fe77 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80015ac:	f000 fb96 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	3730      	adds	r7, #48	@ 0x30
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000460 	.word	0x20000460
 80015bc:	40000400 	.word	0x40000400

080015c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c6:	f107 0320 	add.w	r3, r7, #32
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
 80015dc:	611a      	str	r2, [r3, #16]
 80015de:	615a      	str	r2, [r3, #20]
 80015e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015e2:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <MX_TIM4_Init+0xc0>)
 80015e4:	4a27      	ldr	r2, [pc, #156]	@ (8001684 <MX_TIM4_Init+0xc4>)
 80015e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80015e8:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <MX_TIM4_Init+0xc0>)
 80015ea:	2253      	movs	r2, #83	@ 0x53
 80015ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ee:	4b24      	ldr	r3, [pc, #144]	@ (8001680 <MX_TIM4_Init+0xc0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <MX_TIM4_Init+0xc0>)
 80015f6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80015fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015fc:	4b20      	ldr	r3, [pc, #128]	@ (8001680 <MX_TIM4_Init+0xc0>)
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <MX_TIM4_Init+0xc0>)
 8001604:	2200      	movs	r2, #0
 8001606:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001608:	481d      	ldr	r0, [pc, #116]	@ (8001680 <MX_TIM4_Init+0xc0>)
 800160a:	f003 fe43 	bl	8005294 <HAL_TIM_PWM_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001614:	f000 fb62 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001620:	f107 0320 	add.w	r3, r7, #32
 8001624:	4619      	mov	r1, r3
 8001626:	4816      	ldr	r0, [pc, #88]	@ (8001680 <MX_TIM4_Init+0xc0>)
 8001628:	f004 fe34 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001632:	f000 fb53 	bl	8001cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001636:	2360      	movs	r3, #96	@ 0x60
 8001638:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163e:	2300      	movs	r3, #0
 8001640:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2200      	movs	r2, #0
 800164a:	4619      	mov	r1, r3
 800164c:	480c      	ldr	r0, [pc, #48]	@ (8001680 <MX_TIM4_Init+0xc0>)
 800164e:	f004 f993 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001658:	f000 fb40 	bl	8001cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800165c:	1d3b      	adds	r3, r7, #4
 800165e:	2204      	movs	r2, #4
 8001660:	4619      	mov	r1, r3
 8001662:	4807      	ldr	r0, [pc, #28]	@ (8001680 <MX_TIM4_Init+0xc0>)
 8001664:	f004 f988 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800166e:	f000 fb35 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001672:	4803      	ldr	r0, [pc, #12]	@ (8001680 <MX_TIM4_Init+0xc0>)
 8001674:	f001 f802 	bl	800267c <HAL_TIM_MspPostInit>

}
 8001678:	bf00      	nop
 800167a:	3728      	adds	r7, #40	@ 0x28
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200004a8 	.word	0x200004a8
 8001684:	40000800 	.word	0x40000800

08001688 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08c      	sub	sp, #48	@ 0x30
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800168e:	f107 030c 	add.w	r3, r7, #12
 8001692:	2224      	movs	r2, #36	@ 0x24
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f004 fef2 	bl	8006480 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80016a4:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016a6:	4a21      	ldr	r2, [pc, #132]	@ (800172c <MX_TIM5_Init+0xa4>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016bc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016be:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016ca:	2301      	movs	r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016d2:	2301      	movs	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016de:	2300      	movs	r3, #0
 80016e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016e2:	2301      	movs	r3, #1
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016e6:	2300      	movs	r3, #0
 80016e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	4619      	mov	r1, r3
 80016f4:	480c      	ldr	r0, [pc, #48]	@ (8001728 <MX_TIM5_Init+0xa0>)
 80016f6:	f003 ff1b 	bl	8005530 <HAL_TIM_Encoder_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001700:	f000 faec 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	@ (8001728 <MX_TIM5_Init+0xa0>)
 8001712:	f004 fdbf 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 800171c:	f000 fade 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	3730      	adds	r7, #48	@ 0x30
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200004f0 	.word	0x200004f0
 800172c:	40000c00 	.word	0x40000c00

08001730 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001736:	463b      	mov	r3, r7
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001742:	4b16      	ldr	r3, [pc, #88]	@ (800179c <MX_TIM9_Init+0x6c>)
 8001744:	4a16      	ldr	r2, [pc, #88]	@ (80017a0 <MX_TIM9_Init+0x70>)
 8001746:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <MX_TIM9_Init+0x6c>)
 800174a:	2200      	movs	r2, #0
 800174c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <MX_TIM9_Init+0x6c>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2177;
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <MX_TIM9_Init+0x6c>)
 8001756:	f640 0281 	movw	r2, #2177	@ 0x881
 800175a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800175c:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <MX_TIM9_Init+0x6c>)
 800175e:	2200      	movs	r2, #0
 8001760:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001762:	4b0e      	ldr	r3, [pc, #56]	@ (800179c <MX_TIM9_Init+0x6c>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001768:	480c      	ldr	r0, [pc, #48]	@ (800179c <MX_TIM9_Init+0x6c>)
 800176a:	f003 fce9 	bl	8005140 <HAL_TIM_Base_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001774:	f000 fab2 	bl	8001cdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800177c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <MX_TIM9_Init+0x6c>)
 8001784:	f004 f9ba 	bl	8005afc <HAL_TIM_ConfigClockSource>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800178e:	f000 faa5 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000538 	.word	0x20000538
 80017a0:	40014000 	.word	0x40014000

080017a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <MX_DMA_Init+0x3c>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a0b      	ldr	r2, [pc, #44]	@ (80017e0 <MX_DMA_Init+0x3c>)
 80017b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <MX_DMA_Init+0x3c>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2100      	movs	r1, #0
 80017ca:	2038      	movs	r0, #56	@ 0x38
 80017cc:	f001 fe61 	bl	8003492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80017d0:	2038      	movs	r0, #56	@ 0x38
 80017d2:	f001 fe7a 	bl	80034ca <HAL_NVIC_EnableIRQ>

}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40023800 	.word	0x40023800

080017e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
 80017f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a4b      	ldr	r2, [pc, #300]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b49      	ldr	r3, [pc, #292]	@ (8001930 <MX_GPIO_Init+0x14c>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b45      	ldr	r3, [pc, #276]	@ (8001930 <MX_GPIO_Init+0x14c>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	4a44      	ldr	r2, [pc, #272]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001824:	6313      	str	r3, [r2, #48]	@ 0x30
 8001826:	4b42      	ldr	r3, [pc, #264]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b3e      	ldr	r3, [pc, #248]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a3d      	ldr	r2, [pc, #244]	@ (8001930 <MX_GPIO_Init+0x14c>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b3b      	ldr	r3, [pc, #236]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	4b37      	ldr	r3, [pc, #220]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a36      	ldr	r2, [pc, #216]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b34      	ldr	r3, [pc, #208]	@ (8001930 <MX_GPIO_Init+0x14c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001870:	4830      	ldr	r0, [pc, #192]	@ (8001934 <MX_GPIO_Init+0x150>)
 8001872:	f002 fb51 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001876:	2200      	movs	r2, #0
 8001878:	f24c 0104 	movw	r1, #49156	@ 0xc004
 800187c:	482e      	ldr	r0, [pc, #184]	@ (8001938 <MX_GPIO_Init+0x154>)
 800187e:	f002 fb4b 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001882:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2301      	movs	r3, #1
 800188a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	2300      	movs	r3, #0
 8001892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	4826      	ldr	r0, [pc, #152]	@ (8001934 <MX_GPIO_Init+0x150>)
 800189c:	f002 f9a0 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018a0:	230c      	movs	r3, #12
 80018a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	2302      	movs	r3, #2
 80018a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ac:	2303      	movs	r3, #3
 80018ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018b0:	2307      	movs	r3, #7
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	4820      	ldr	r0, [pc, #128]	@ (800193c <MX_GPIO_Init+0x158>)
 80018bc:	f002 f990 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018c0:	2304      	movs	r3, #4
 80018c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018cc:	2300      	movs	r3, #0
 80018ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	4619      	mov	r1, r3
 80018d6:	4818      	ldr	r0, [pc, #96]	@ (8001938 <MX_GPIO_Init+0x154>)
 80018d8:	f002 f982 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80018dc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80018e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018e2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80018e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018e8:	2302      	movs	r3, #2
 80018ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	4619      	mov	r1, r3
 80018f2:	4811      	ldr	r0, [pc, #68]	@ (8001938 <MX_GPIO_Init+0x154>)
 80018f4:	f002 f974 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80018f8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80018fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018fe:	2311      	movs	r3, #17
 8001900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	4809      	ldr	r0, [pc, #36]	@ (8001938 <MX_GPIO_Init+0x154>)
 8001912:	f002 f965 	bl	8003be0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2102      	movs	r1, #2
 800191a:	2028      	movs	r0, #40	@ 0x28
 800191c:	f001 fdb9 	bl	8003492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001920:	2028      	movs	r0, #40	@ 0x28
 8001922:	f001 fdd2 	bl	80034ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	@ 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	40020800 	.word	0x40020800
 8001938:	40020400 	.word	0x40020400
 800193c:	40020000 	.word	0x40020000

08001940 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) // RED
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001950:	d11a      	bne.n	8001988 <HAL_GPIO_EXTI_Callback+0x48>
	    {
	        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8001952:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001956:	482a      	ldr	r0, [pc, #168]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001958:	f002 fac6 	bl	8003ee8 <HAL_GPIO_ReadPin>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10c      	bne.n	800197c <HAL_GPIO_EXTI_Callback+0x3c>
	            red_held = 1;
 8001962:	4b28      	ldr	r3, [pc, #160]	@ (8001a04 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
	            red_start = __HAL_TIM_GET_COUNTER(game_task.htim);
 8001968:	4b27      	ldr	r3, [pc, #156]	@ (8001a08 <HAL_GPIO_EXTI_Callback+0xc8>)
 800196a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001970:	4a26      	ldr	r2, [pc, #152]	@ (8001a0c <HAL_GPIO_EXTI_Callback+0xcc>)
 8001972:	6013      	str	r3, [r2, #0]
	            red_shoot_task.button = 1;
 8001974:	4b26      	ldr	r3, [pc, #152]	@ (8001a10 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001976:	2201      	movs	r2, #1
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	e005      	b.n	8001988 <HAL_GPIO_EXTI_Callback+0x48>
	        } else {
	            red_held = 0;
 800197c:	4b21      	ldr	r3, [pc, #132]	@ (8001a04 <HAL_GPIO_EXTI_Callback+0xc4>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
	            red_shoot_task.button = 0;
 8001982:	4b23      	ldr	r3, [pc, #140]	@ (8001a10 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
	        }
	    }

	    if (GPIO_Pin == GPIO_PIN_12) // BLUE
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800198e:	d11a      	bne.n	80019c6 <HAL_GPIO_EXTI_Callback+0x86>
	    {
	        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 8001990:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001994:	481a      	ldr	r0, [pc, #104]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001996:	f002 faa7 	bl	8003ee8 <HAL_GPIO_ReadPin>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10c      	bne.n	80019ba <HAL_GPIO_EXTI_Callback+0x7a>
	            blue_held = 1;
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <HAL_GPIO_EXTI_Callback+0xd4>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	701a      	strb	r2, [r3, #0]
	            blue_start = __HAL_TIM_GET_COUNTER(game_task.htim);
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <HAL_GPIO_EXTI_Callback+0xc8>)
 80019a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001a18 <HAL_GPIO_EXTI_Callback+0xd8>)
 80019b0:	6013      	str	r3, [r2, #0]
	            blue_shoot_task.button = 1;
 80019b2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a1c <HAL_GPIO_EXTI_Callback+0xdc>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	e005      	b.n	80019c6 <HAL_GPIO_EXTI_Callback+0x86>
	        } else {
	            blue_held = 0;
 80019ba:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_GPIO_EXTI_Callback+0xd4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
	            blue_shoot_task.button = 0;
 80019c0:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <HAL_GPIO_EXTI_Callback+0xdc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
	        }
	    }

    // === Photoresistor Hit Detection ===
    if (blue_photoresistor_task.adc_val > blue_photoresistor_task.zero + blue_photoresistor_task.thresh)
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 80019cc:	6959      	ldr	r1, [r3, #20]
 80019ce:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	440b      	add	r3, r1
 80019d4:	429a      	cmp	r2, r3
 80019d6:	dd02      	ble.n	80019de <HAL_GPIO_EXTI_Callback+0x9e>
    {
        blue_photoresistor_task.hit_flag = 1;
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0xe0>)
 80019da:	2201      	movs	r2, #1
 80019dc:	609a      	str	r2, [r3, #8]
    }
    if (red_photoresistor_task.adc_val > red_photoresistor_task.zero + red_photoresistor_task.thresh)
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <HAL_GPIO_EXTI_Callback+0xe4>)
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <HAL_GPIO_EXTI_Callback+0xe4>)
 80019e4:	6959      	ldr	r1, [r3, #20]
 80019e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <HAL_GPIO_EXTI_Callback+0xe4>)
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	440b      	add	r3, r1
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dd02      	ble.n	80019f6 <HAL_GPIO_EXTI_Callback+0xb6>
    {
        red_photoresistor_task.hit_flag = 1;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <HAL_GPIO_EXTI_Callback+0xe4>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	609a      	str	r2, [r3, #8]
    }
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40020400 	.word	0x40020400
 8001a04:	20000580 	.word	0x20000580
 8001a08:	200000c0 	.word	0x200000c0
 8001a0c:	20000584 	.word	0x20000584
 8001a10:	20000120 	.word	0x20000120
 8001a14:	20000581 	.word	0x20000581
 8001a18:	20000588 	.word	0x20000588
 8001a1c:	20000150 	.word	0x20000150
 8001a20:	2000009c 	.word	0x2000009c
 8001a24:	20000078 	.word	0x20000078

08001a28 <calibration>:

void calibration(void) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	@ 0x30
 8001a2c:	af00      	add	r7, sp, #0
    const float Kp = 1.0f;
 8001a2e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const int  HOMING_TOL = 5;      // ticks tolerance
 8001a34:	2305      	movs	r3, #5
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    const uint32_t TIMEOUT = 3000;  // ms
 8001a38:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t red_photo_sum = 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
    uint32_t blue_photo_sum = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]

    // 1) Center shields & zero photoresistors
    __HAL_TIM_SET_COMPARE(red_shoot_task.servo_tim,   red_shoot_task.channel,   red_shoot_task.shield_val);
 8001a46:	4b9c      	ldr	r3, [pc, #624]	@ (8001cb8 <calibration+0x290>)
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d106      	bne.n	8001a5c <calibration+0x34>
 8001a4e:	4b9a      	ldr	r3, [pc, #616]	@ (8001cb8 <calibration+0x290>)
 8001a50:	695a      	ldr	r2, [r3, #20]
 8001a52:	4b99      	ldr	r3, [pc, #612]	@ (8001cb8 <calibration+0x290>)
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a5a:	e01e      	b.n	8001a9a <calibration+0x72>
 8001a5c:	4b96      	ldr	r3, [pc, #600]	@ (8001cb8 <calibration+0x290>)
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d107      	bne.n	8001a74 <calibration+0x4c>
 8001a64:	4b94      	ldr	r3, [pc, #592]	@ (8001cb8 <calibration+0x290>)
 8001a66:	6959      	ldr	r1, [r3, #20]
 8001a68:	4b93      	ldr	r3, [pc, #588]	@ (8001cb8 <calibration+0x290>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	6393      	str	r3, [r2, #56]	@ 0x38
 8001a72:	e012      	b.n	8001a9a <calibration+0x72>
 8001a74:	4b90      	ldr	r3, [pc, #576]	@ (8001cb8 <calibration+0x290>)
 8001a76:	691b      	ldr	r3, [r3, #16]
 8001a78:	2b08      	cmp	r3, #8
 8001a7a:	d107      	bne.n	8001a8c <calibration+0x64>
 8001a7c:	4b8e      	ldr	r3, [pc, #568]	@ (8001cb8 <calibration+0x290>)
 8001a7e:	6959      	ldr	r1, [r3, #20]
 8001a80:	4b8d      	ldr	r3, [pc, #564]	@ (8001cb8 <calibration+0x290>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	460b      	mov	r3, r1
 8001a88:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001a8a:	e006      	b.n	8001a9a <calibration+0x72>
 8001a8c:	4b8a      	ldr	r3, [pc, #552]	@ (8001cb8 <calibration+0x290>)
 8001a8e:	6959      	ldr	r1, [r3, #20]
 8001a90:	4b89      	ldr	r3, [pc, #548]	@ (8001cb8 <calibration+0x290>)
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	460b      	mov	r3, r1
 8001a98:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(blue_shoot_task.servo_tim,  blue_shoot_task.channel,  blue_shoot_task.shield_val);
 8001a9a:	4b88      	ldr	r3, [pc, #544]	@ (8001cbc <calibration+0x294>)
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d106      	bne.n	8001ab0 <calibration+0x88>
 8001aa2:	4b86      	ldr	r3, [pc, #536]	@ (8001cbc <calibration+0x294>)
 8001aa4:	695a      	ldr	r2, [r3, #20]
 8001aa6:	4b85      	ldr	r3, [pc, #532]	@ (8001cbc <calibration+0x294>)
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aae:	e01e      	b.n	8001aee <calibration+0xc6>
 8001ab0:	4b82      	ldr	r3, [pc, #520]	@ (8001cbc <calibration+0x294>)
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d107      	bne.n	8001ac8 <calibration+0xa0>
 8001ab8:	4b80      	ldr	r3, [pc, #512]	@ (8001cbc <calibration+0x294>)
 8001aba:	6959      	ldr	r1, [r3, #20]
 8001abc:	4b7f      	ldr	r3, [pc, #508]	@ (8001cbc <calibration+0x294>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ac6:	e012      	b.n	8001aee <calibration+0xc6>
 8001ac8:	4b7c      	ldr	r3, [pc, #496]	@ (8001cbc <calibration+0x294>)
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	2b08      	cmp	r3, #8
 8001ace:	d107      	bne.n	8001ae0 <calibration+0xb8>
 8001ad0:	4b7a      	ldr	r3, [pc, #488]	@ (8001cbc <calibration+0x294>)
 8001ad2:	6959      	ldr	r1, [r3, #20]
 8001ad4:	4b79      	ldr	r3, [pc, #484]	@ (8001cbc <calibration+0x294>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	460b      	mov	r3, r1
 8001adc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ade:	e006      	b.n	8001aee <calibration+0xc6>
 8001ae0:	4b76      	ldr	r3, [pc, #472]	@ (8001cbc <calibration+0x294>)
 8001ae2:	6959      	ldr	r1, [r3, #20]
 8001ae4:	4b75      	ldr	r3, [pc, #468]	@ (8001cbc <calibration+0x294>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	460b      	mov	r3, r1
 8001aec:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(1200);
 8001aee:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001af2:	f000 ffc9 	bl	8002a88 <HAL_Delay>
    red_photo_sum  += red_photoresistor_task.adc_val;
 8001af6:	4b72      	ldr	r3, [pc, #456]	@ (8001cc0 <calibration+0x298>)
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	461a      	mov	r2, r3
 8001afc:	6a3b      	ldr	r3, [r7, #32]
 8001afe:	4413      	add	r3, r2
 8001b00:	623b      	str	r3, [r7, #32]
    blue_photo_sum += blue_photoresistor_task.adc_val;
 8001b02:	4b70      	ldr	r3, [pc, #448]	@ (8001cc4 <calibration+0x29c>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	461a      	mov	r2, r3
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	61fb      	str	r3, [r7, #28]

    // --- Drive both to MIN end ---
    set_duty(&mred,  +30);
 8001b0e:	211e      	movs	r1, #30
 8001b10:	486d      	ldr	r0, [pc, #436]	@ (8001cc8 <calibration+0x2a0>)
 8001b12:	f000 f8e9 	bl	8001ce8 <set_duty>
    set_duty(&mblue, -30);
 8001b16:	f06f 011d 	mvn.w	r1, #29
 8001b1a:	486c      	ldr	r0, [pc, #432]	@ (8001ccc <calibration+0x2a4>)
 8001b1c:	f000 f8e4 	bl	8001ce8 <set_duty>
    wait_for_stall(&red_encoder);
 8001b20:	486b      	ldr	r0, [pc, #428]	@ (8001cd0 <calibration+0x2a8>)
 8001b22:	f7fe fea1 	bl	8000868 <wait_for_stall>
    wait_for_stall(&blue_encoder);
 8001b26:	486b      	ldr	r0, [pc, #428]	@ (8001cd4 <calibration+0x2ac>)
 8001b28:	f7fe fe9e 	bl	8000868 <wait_for_stall>
    int32_t red_min  = red_encoder.ticks;
 8001b2c:	4b68      	ldr	r3, [pc, #416]	@ (8001cd0 <calibration+0x2a8>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	61bb      	str	r3, [r7, #24]
    int32_t blue_min = blue_encoder.ticks;
 8001b32:	4b68      	ldr	r3, [pc, #416]	@ (8001cd4 <calibration+0x2ac>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	617b      	str	r3, [r7, #20]
    set_duty(&mred,  0);
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4863      	ldr	r0, [pc, #396]	@ (8001cc8 <calibration+0x2a0>)
 8001b3c:	f000 f8d4 	bl	8001ce8 <set_duty>
    set_duty(&mblue, 0);
 8001b40:	2100      	movs	r1, #0
 8001b42:	4862      	ldr	r0, [pc, #392]	@ (8001ccc <calibration+0x2a4>)
 8001b44:	f000 f8d0 	bl	8001ce8 <set_duty>
    red_photo_sum  += red_photoresistor_task.adc_val;
 8001b48:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc0 <calibration+0x298>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	6a3b      	ldr	r3, [r7, #32]
 8001b50:	4413      	add	r3, r2
 8001b52:	623b      	str	r3, [r7, #32]
	blue_photo_sum += blue_photoresistor_task.adc_val;
 8001b54:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc4 <calibration+0x29c>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	61fb      	str	r3, [r7, #28]

    // --- Drive both to MAX end ---
    set_duty(&mred,  -30);
 8001b60:	f06f 011d 	mvn.w	r1, #29
 8001b64:	4858      	ldr	r0, [pc, #352]	@ (8001cc8 <calibration+0x2a0>)
 8001b66:	f000 f8bf 	bl	8001ce8 <set_duty>
    set_duty(&mblue, +30);
 8001b6a:	211e      	movs	r1, #30
 8001b6c:	4857      	ldr	r0, [pc, #348]	@ (8001ccc <calibration+0x2a4>)
 8001b6e:	f000 f8bb 	bl	8001ce8 <set_duty>
    wait_for_stall(&red_encoder);
 8001b72:	4857      	ldr	r0, [pc, #348]	@ (8001cd0 <calibration+0x2a8>)
 8001b74:	f7fe fe78 	bl	8000868 <wait_for_stall>
    wait_for_stall(&blue_encoder);
 8001b78:	4856      	ldr	r0, [pc, #344]	@ (8001cd4 <calibration+0x2ac>)
 8001b7a:	f7fe fe75 	bl	8000868 <wait_for_stall>
    int32_t red_max  = red_encoder.ticks;
 8001b7e:	4b54      	ldr	r3, [pc, #336]	@ (8001cd0 <calibration+0x2a8>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	613b      	str	r3, [r7, #16]
    int32_t blue_max = blue_encoder.ticks;
 8001b84:	4b53      	ldr	r3, [pc, #332]	@ (8001cd4 <calibration+0x2ac>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	60fb      	str	r3, [r7, #12]
    set_duty(&mred,  0);
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	484e      	ldr	r0, [pc, #312]	@ (8001cc8 <calibration+0x2a0>)
 8001b8e:	f000 f8ab 	bl	8001ce8 <set_duty>
    set_duty(&mblue, 0);
 8001b92:	2100      	movs	r1, #0
 8001b94:	484d      	ldr	r0, [pc, #308]	@ (8001ccc <calibration+0x2a4>)
 8001b96:	f000 f8a7 	bl	8001ce8 <set_duty>
    red_photo_sum  += red_photoresistor_task.adc_val;
 8001b9a:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <calibration+0x298>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	6a3b      	ldr	r3, [r7, #32]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	623b      	str	r3, [r7, #32]
	blue_photo_sum += blue_photoresistor_task.adc_val;
 8001ba6:	4b47      	ldr	r3, [pc, #284]	@ (8001cc4 <calibration+0x29c>)
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	461a      	mov	r2, r3
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	4413      	add	r3, r2
 8001bb0:	61fb      	str	r3, [r7, #28]

    // --- Compute midpoints ---
    int32_t red_home  = (-red_min  - red_max)  / 2;
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	425a      	negs	r2, r3
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	0fda      	lsrs	r2, r3, #31
 8001bbc:	4413      	add	r3, r2
 8001bbe:	105b      	asrs	r3, r3, #1
 8001bc0:	60bb      	str	r3, [r7, #8]
    int32_t blue_home = (blue_min + blue_max) / 2;
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	0fda      	lsrs	r2, r3, #31
 8001bca:	4413      	add	r3, r2
 8001bcc:	105b      	asrs	r3, r3, #1
 8001bce:	607b      	str	r3, [r7, #4]

    // --- Compute photo resistor zeros ---
    red_photoresistor_task.zero  = red_photo_sum / 3;
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	4a41      	ldr	r2, [pc, #260]	@ (8001cd8 <calibration+0x2b0>)
 8001bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd8:	085b      	lsrs	r3, r3, #1
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4b38      	ldr	r3, [pc, #224]	@ (8001cc0 <calibration+0x298>)
 8001bde:	615a      	str	r2, [r3, #20]
    blue_photoresistor_task.zero = blue_photo_sum / 3;
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	4a3d      	ldr	r2, [pc, #244]	@ (8001cd8 <calibration+0x2b0>)
 8001be4:	fba2 2303 	umull	r2, r3, r2, r3
 8001be8:	085b      	lsrs	r3, r3, #1
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b35      	ldr	r3, [pc, #212]	@ (8001cc4 <calibration+0x29c>)
 8001bee:	615a      	str	r2, [r3, #20]

    // --- Drive both to their homes under P-control ---
    uint32_t t0 = HAL_GetTick();
 8001bf0:	f000 ff3e 	bl	8002a70 <HAL_GetTick>
 8001bf4:	6038      	str	r0, [r7, #0]
    do {
        read_encoder(&red_encoder);
 8001bf6:	4836      	ldr	r0, [pc, #216]	@ (8001cd0 <calibration+0x2a8>)
 8001bf8:	f7fe fdf4 	bl	80007e4 <read_encoder>
        read_encoder(&blue_encoder);
 8001bfc:	4835      	ldr	r0, [pc, #212]	@ (8001cd4 <calibration+0x2ac>)
 8001bfe:	f7fe fdf1 	bl	80007e4 <read_encoder>

        go_to(&mred,  Kp, red_home,  -red_encoder.ticks);
 8001c02:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c0a:	4b31      	ldr	r3, [pc, #196]	@ (8001cd0 <calibration+0x2a8>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	425b      	negs	r3, r3
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	ee17 1a90 	vmov	r1, s15
 8001c16:	482c      	ldr	r0, [pc, #176]	@ (8001cc8 <calibration+0x2a0>)
 8001c18:	f000 f973 	bl	8001f02 <go_to>
        go_to(&mblue, Kp, blue_home, blue_encoder.ticks);
 8001c1c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c24:	4b2b      	ldr	r3, [pc, #172]	@ (8001cd4 <calibration+0x2ac>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	ee17 1a90 	vmov	r1, s15
 8001c2e:	4827      	ldr	r0, [pc, #156]	@ (8001ccc <calibration+0x2a4>)
 8001c30:	f000 f967 	bl	8001f02 <go_to>

        HAL_Delay(1);
 8001c34:	2001      	movs	r0, #1
 8001c36:	f000 ff27 	bl	8002a88 <HAL_Delay>
    } while ((abs(-red_encoder.ticks  - red_home)  > HOMING_TOL ||
 8001c3a:	4b25      	ldr	r3, [pc, #148]	@ (8001cd0 <calibration+0x2a8>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	425a      	negs	r2, r3
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	bfb8      	it	lt
 8001c48:	425b      	neglt	r3, r3
              abs(blue_encoder.ticks - blue_home) > HOMING_TOL)
             && (HAL_GetTick() - t0) < TIMEOUT);
 8001c4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	db09      	blt.n	8001c64 <calibration+0x23c>
              abs(blue_encoder.ticks - blue_home) > HOMING_TOL)
 8001c50:	4b20      	ldr	r3, [pc, #128]	@ (8001cd4 <calibration+0x2ac>)
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bfb8      	it	lt
 8001c5c:	425b      	neglt	r3, r3
    } while ((abs(-red_encoder.ticks  - red_home)  > HOMING_TOL ||
 8001c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c60:	429a      	cmp	r2, r3
 8001c62:	da07      	bge.n	8001c74 <calibration+0x24c>
             && (HAL_GetTick() - t0) < TIMEOUT);
 8001c64:	f000 ff04 	bl	8002a70 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8c0      	bhi.n	8001bf6 <calibration+0x1ce>

    set_duty(&mred,  0);
 8001c74:	2100      	movs	r1, #0
 8001c76:	4814      	ldr	r0, [pc, #80]	@ (8001cc8 <calibration+0x2a0>)
 8001c78:	f000 f836 	bl	8001ce8 <set_duty>
    set_duty(&mblue, 0);
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4813      	ldr	r0, [pc, #76]	@ (8001ccc <calibration+0x2a4>)
 8001c80:	f000 f832 	bl	8001ce8 <set_duty>

    // 5) Reset encoder zero-reference at true home
    setup_encoder(&red_encoder);
 8001c84:	4812      	ldr	r0, [pc, #72]	@ (8001cd0 <calibration+0x2a8>)
 8001c86:	f7fe fd97 	bl	80007b8 <setup_encoder>
    setup_encoder(&blue_encoder);
 8001c8a:	4812      	ldr	r0, [pc, #72]	@ (8001cd4 <calibration+0x2ac>)
 8001c8c:	f7fe fd94 	bl	80007b8 <setup_encoder>

    // --- Compute and store travel ranges ---
    red_encoder.range  = abs(red_max  - red_min);
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	bfb8      	it	lt
 8001c9a:	425b      	neglt	r3, r3
 8001c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd0 <calibration+0x2a8>)
 8001c9e:	6113      	str	r3, [r2, #16]
    blue_encoder.range = abs(blue_max - blue_min);
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	bfb8      	it	lt
 8001caa:	425b      	neglt	r3, r3
 8001cac:	4a09      	ldr	r2, [pc, #36]	@ (8001cd4 <calibration+0x2ac>)
 8001cae:	6113      	str	r3, [r2, #16]
}
 8001cb0:	bf00      	nop
 8001cb2:	3730      	adds	r7, #48	@ 0x30
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000120 	.word	0x20000120
 8001cbc:	20000150 	.word	0x20000150
 8001cc0:	20000078 	.word	0x20000078
 8001cc4:	2000009c 	.word	0x2000009c
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	2000000c 	.word	0x2000000c
 8001cd0:	20000018 	.word	0x20000018
 8001cd4:	20000030 	.word	0x20000030
 8001cd8:	aaaaaaab 	.word	0xaaaaaaab

08001cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <Error_Handler+0x8>

08001ce8 <set_duty>:
#include <stdint.h>

#define PWM_MAX         4800

void set_duty(motor_t* p_mot, int32_t duty)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
    duty = duty * PWM_MAX / 100;
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	4413      	add	r3, r2
 8001cfa:	011b      	lsls	r3, r3, #4
 8001cfc:	603b      	str	r3, [r7, #0]
    if (duty >= 0) {
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	db46      	blt.n	8001d92 <set_duty+0xaa>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan1, duty);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d105      	bne.n	8001d18 <set_duty+0x30>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d16:	e018      	b.n	8001d4a <set_duty+0x62>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	2b04      	cmp	r3, #4
 8001d1e:	d105      	bne.n	8001d2c <set_duty+0x44>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d2a:	e00e      	b.n	8001d4a <set_duty+0x62>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d105      	bne.n	8001d40 <set_duty+0x58>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d3e:	e004      	b.n	8001d4a <set_duty+0x62>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, 0);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <set_duty+0x76>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	635a      	str	r2, [r3, #52]	@ 0x34
    } else {
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan1, 0);
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, abs(duty));
    }
}
 8001d5c:	e073      	b.n	8001e46 <set_duty+0x15e>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, 0);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d105      	bne.n	8001d72 <set_duty+0x8a>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d70:	e069      	b.n	8001e46 <set_duty+0x15e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d105      	bne.n	8001d86 <set_duty+0x9e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	2300      	movs	r3, #0
 8001d82:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d84:	e05f      	b.n	8001e46 <set_duty+0x15e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001d90:	e059      	b.n	8001e46 <set_duty+0x15e>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan1, 0);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d105      	bne.n	8001da6 <set_duty+0xbe>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2200      	movs	r2, #0
 8001da2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001da4:	e018      	b.n	8001dd8 <set_duty+0xf0>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d105      	bne.n	8001dba <set_duty+0xd2>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2300      	movs	r3, #0
 8001db6:	6393      	str	r3, [r2, #56]	@ 0x38
 8001db8:	e00e      	b.n	8001dd8 <set_duty+0xf0>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b08      	cmp	r3, #8
 8001dc0:	d105      	bne.n	8001dce <set_duty+0xe6>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001dcc:	e004      	b.n	8001dd8 <set_duty+0xf0>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, abs(duty));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d109      	bne.n	8001df4 <set_duty+0x10c>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001de6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001df2:	e028      	b.n	8001e46 <set_duty+0x15e>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, abs(duty));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d10a      	bne.n	8001e12 <set_duty+0x12a>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001e02:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001e10:	e019      	b.n	8001e46 <set_duty+0x15e>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, abs(duty));
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b08      	cmp	r3, #8
 8001e18:	d10a      	bne.n	8001e30 <set_duty+0x148>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001e20:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001e2e:	e00a      	b.n	8001e46 <set_duty+0x15e>
        __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, abs(duty));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001e36:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	460b      	mov	r3, r1
 8001e42:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001e44:	e7ff      	b.n	8001e46 <set_duty+0x15e>
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <enable>:
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan1, 0);
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, 0);
}

void enable(motor_t* p_mot)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan1, PWM_MAX);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d106      	bne.n	8001e70 <enable+0x1e>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 8001e6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e6e:	e01b      	b.n	8001ea8 <enable+0x56>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b04      	cmp	r3, #4
 8001e76:	d106      	bne.n	8001e86 <enable+0x34>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001e82:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e84:	e010      	b.n	8001ea8 <enable+0x56>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b08      	cmp	r3, #8
 8001e8c:	d106      	bne.n	8001e9c <enable+0x4a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001e98:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e9a:	e005      	b.n	8001ea8 <enable+0x56>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001ea6:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, PWM_MAX);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d106      	bne.n	8001ebe <enable+0x6c>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 8001eba:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ebc:	e01b      	b.n	8001ef6 <enable+0xa4>
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, PWM_MAX);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	d106      	bne.n	8001ed4 <enable+0x82>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001ed0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ed2:	e010      	b.n	8001ef6 <enable+0xa4>
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, PWM_MAX);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d106      	bne.n	8001eea <enable+0x98>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001ee6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001ee8:	e005      	b.n	8001ef6 <enable+0xa4>
    __HAL_TIM_SET_COMPARE(p_mot->tim, p_mot->chan2, PWM_MAX);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8001ef4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <go_to>:

void go_to(motor_t *p_mot, int k_p, int where, int from)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	60f8      	str	r0, [r7, #12]
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	603b      	str	r3, [r7, #0]
    int error = where - from;
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	617b      	str	r3, [r7, #20]
    if (error > 100) error = 99;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2b64      	cmp	r3, #100	@ 0x64
 8001f1c:	dd01      	ble.n	8001f22 <go_to+0x20>
 8001f1e:	2363      	movs	r3, #99	@ 0x63
 8001f20:	617b      	str	r3, [r7, #20]
    if (error < -100) error = -99;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001f28:	da02      	bge.n	8001f30 <go_to+0x2e>
 8001f2a:	f06f 0362 	mvn.w	r3, #98	@ 0x62
 8001f2e:	617b      	str	r3, [r7, #20]
    set_duty(p_mot, k_p * error);
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	fb02 f303 	mul.w	r3, r2, r3
 8001f38:	4619      	mov	r1, r3
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	f7ff fed4 	bl	8001ce8 <set_duty>
}
 8001f40:	bf00      	nop
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <photoresistor_task_run>:

// game plan is to create two tasks, one for red and one for blue

// A function to run the appropriate state of the task
void photoresistor_task_run(PhotoresistorTask *photoresistor_task)
{    // Check for a valid state
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
    if (photoresistor_task->state >= 0 && photoresistor_task->state < photoresistor_task->num_states)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	db0e      	blt.n	8001f76 <photoresistor_task_run+0x2e>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	da08      	bge.n	8001f76 <photoresistor_task_run+0x2e>
    {
        // Index the list of state functions and then call the appropriate
        // method while passing in (this) task_1 object

    	photoresistor_task->state_list[photoresistor_task->state](photoresistor_task);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3206      	adds	r2, #6
 8001f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	4798      	blx	r3
    else
    {
        while(1){}
    }

}
 8001f74:	e000      	b.n	8001f78 <photoresistor_task_run+0x30>
        while(1){}
 8001f76:	e7fe      	b.n	8001f76 <photoresistor_task_run+0x2e>
}
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <photoresistor_task_state_0_init>:


// A function to initialize the task
// init button, laser and photoresistor
void photoresistor_task_state_0_init(PhotoresistorTask *photoresistor_task)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
	photoresistor_task->state = 1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <photoresistor_task_state_1_look>:
// A function to implement state 1 of the task
// wait for button to be pressed which should be on an interrupt that changes a flag
void photoresistor_task_state_1_look(PhotoresistorTask *photoresistor_task)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	if ((photoresistor_task->adc_val - photoresistor_task->zero) > photoresistor_task->thresh){
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	1ad2      	subs	r2, r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dd05      	ble.n	8001fbe <photoresistor_task_state_1_look+0x26>
		photoresistor_task->hit_flag = 1;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	609a      	str	r2, [r3, #8]
		photoresistor_task->state = 2;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	601a      	str	r2, [r3, #0]
	}

}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <photoresistor_task_state_2_hit>:
// A function to implement state 2 which is for when the game is being played
// This keeps track of score, prints score messages
void photoresistor_task_state_2_hit(PhotoresistorTask *photoresistor_task)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
	if (photoresistor_task->hit_flag == 0){ // game_task will change when they have recorded the score
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <photoresistor_task_state_2_hit+0x16>
		photoresistor_task->state = 1;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
	}
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <shoot_task_run>:

// game plan is to create two tasks, one for red and one for blue

// A function to run the appropriate state of the task
void shoot_task_run(ShootTask *shoot_task)
{    // Check for a valid state
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    if (shoot_task->state >= 0 && shoot_task->state < shoot_task->num_states)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	db0e      	blt.n	800201a <shoot_task_run+0x2e>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	da08      	bge.n	800201a <shoot_task_run+0x2e>
    {
        // Index the list of state functions and then call the appropriate
        // method while passing in (this) task_1 object

        shoot_task->state_list[shoot_task->state](shoot_task);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3208      	adds	r2, #8
 8002010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	4798      	blx	r3
    else
    {
        while(1){}
    }

}
 8002018:	e000      	b.n	800201c <shoot_task_run+0x30>
        while(1){}
 800201a:	e7fe      	b.n	800201a <shoot_task_run+0x2e>
}
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <shoot_task_state_0_init>:
// servo -- 300 at shiel

// A function to initialize the task
// init button, laser and photoresistor
void shoot_task_state_0_init(ShootTask *shoot_task)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	shoot_task->state = 1;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, shoot_task->laser_gpio, GPIO_PIN_SET);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	b29b      	uxth	r3, r3
 8002038:	2201      	movs	r2, #1
 800203a:	4619      	mov	r1, r3
 800203c:	4818      	ldr	r0, [pc, #96]	@ (80020a0 <shoot_task_state_0_init+0x7c>)
 800203e:	f001 ff6b 	bl	8003f18 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->unshield_val);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <shoot_task_state_0_init+0x34>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002056:	e01e      	b.n	8002096 <shoot_task_state_0_init+0x72>
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->unshield_val);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	2b04      	cmp	r3, #4
 800205e:	d107      	bne.n	8002070 <shoot_task_state_0_init+0x4c>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6999      	ldr	r1, [r3, #24]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	460b      	mov	r3, r1
 800206c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800206e:	e012      	b.n	8002096 <shoot_task_state_0_init+0x72>
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->unshield_val);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	2b08      	cmp	r3, #8
 8002076:	d107      	bne.n	8002088 <shoot_task_state_0_init+0x64>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6999      	ldr	r1, [r3, #24]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	460b      	mov	r3, r1
 8002084:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002086:	e006      	b.n	8002096 <shoot_task_state_0_init+0x72>
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->unshield_val);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6999      	ldr	r1, [r3, #24]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	460b      	mov	r3, r1
 8002094:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40020400 	.word	0x40020400

080020a4 <shoot_task_state_1_wait>:
// A function to implement state 1 of the task
// wait for button to be pressed which should be on an interrupt that changes a flag
void shoot_task_state_1_wait(ShootTask *shoot_task)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, shoot_task->laser_gpio, GPIO_PIN_SET);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	2201      	movs	r2, #1
 80020b4:	4619      	mov	r1, r3
 80020b6:	481c      	ldr	r0, [pc, #112]	@ (8002128 <shoot_task_state_1_wait+0x84>)
 80020b8:	f001 ff2e 	bl	8003f18 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->unshield_val);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d106      	bne.n	80020d2 <shoot_task_state_1_wait+0x2e>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	699a      	ldr	r2, [r3, #24]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80020d0:	e01e      	b.n	8002110 <shoot_task_state_1_wait+0x6c>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	d107      	bne.n	80020ea <shoot_task_state_1_wait+0x46>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6999      	ldr	r1, [r3, #24]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	460b      	mov	r3, r1
 80020e6:	6393      	str	r3, [r2, #56]	@ 0x38
 80020e8:	e012      	b.n	8002110 <shoot_task_state_1_wait+0x6c>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d107      	bne.n	8002102 <shoot_task_state_1_wait+0x5e>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6999      	ldr	r1, [r3, #24]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	460b      	mov	r3, r1
 80020fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002100:	e006      	b.n	8002110 <shoot_task_state_1_wait+0x6c>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6999      	ldr	r1, [r3, #24]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	460b      	mov	r3, r1
 800210e:	6413      	str	r3, [r2, #64]	@ 0x40
	if (shoot_task->button == 1){
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d102      	bne.n	800211e <shoot_task_state_1_wait+0x7a>
		shoot_task->state = 2;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2202      	movs	r2, #2
 800211c:	601a      	str	r2, [r3, #0]
	}
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40020400 	.word	0x40020400

0800212c <shoot_task_state_2_unshield>:
// A function to implement state 2 which is for when the game is being played
// This keeps track of score, prints score messages
void shoot_task_state_2_unshield(ShootTask *shoot_task)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(shoot_task->servo_tim, shoot_task->channel, shoot_task->shield_val);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d106      	bne.n	800214a <shoot_task_state_2_unshield+0x1e>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	695a      	ldr	r2, [r3, #20]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	635a      	str	r2, [r3, #52]	@ 0x34
 8002148:	e01e      	b.n	8002188 <shoot_task_state_2_unshield+0x5c>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2b04      	cmp	r3, #4
 8002150:	d107      	bne.n	8002162 <shoot_task_state_2_unshield+0x36>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6959      	ldr	r1, [r3, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	460b      	mov	r3, r1
 800215e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002160:	e012      	b.n	8002188 <shoot_task_state_2_unshield+0x5c>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	2b08      	cmp	r3, #8
 8002168:	d107      	bne.n	800217a <shoot_task_state_2_unshield+0x4e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6959      	ldr	r1, [r3, #20]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	460b      	mov	r3, r1
 8002176:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002178:	e006      	b.n	8002188 <shoot_task_state_2_unshield+0x5c>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6959      	ldr	r1, [r3, #20]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	460b      	mov	r3, r1
 8002186:	6413      	str	r3, [r2, #64]	@ 0x40
	if (1){ // add delay using some ticks and tune it
		shoot_task->state = 3;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2203      	movs	r2, #3
 800218c:	601a      	str	r2, [r3, #0]
	}
	if(shoot_task->button == 0){
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d102      	bne.n	800219c <shoot_task_state_2_unshield+0x70>
		shoot_task->state = 1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]
	}
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <shoot_task_state_3_shoot>:
// A function to implement state 3

void shoot_task_state_3_shoot(ShootTask *shoot_task)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, shoot_task->laser_gpio, GPIO_PIN_RESET);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2200      	movs	r2, #0
 80021b8:	4619      	mov	r1, r3
 80021ba:	4807      	ldr	r0, [pc, #28]	@ (80021d8 <shoot_task_state_3_shoot+0x30>)
 80021bc:	f001 feac 	bl	8003f18 <HAL_GPIO_WritePin>
	if(shoot_task->button == 0){
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d102      	bne.n	80021ce <shoot_task_state_3_shoot+0x26>
		shoot_task->state = 1;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
	}

}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40020400 	.word	0x40020400

080021dc <sound_task_run>:
volatile uint8_t  pwm_div_count  = 0;
const uint32_t    audio_buf_len  = 51264;

// A function to run the appropriate state of the task
void sound_task_run(SoundTask *sound_task)
{    // Check for a valid state
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
    if (sound_task->state >= 0 && sound_task->state < sound_task->num_states)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	db0e      	blt.n	800220a <sound_task_run+0x2e>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	da08      	bge.n	800220a <sound_task_run+0x2e>
    {
        // Index the list of state functions and then call the appropriate
        // method while passing in (this) task_1 object
    	sound_task->state_list[sound_task->state](sound_task);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3206      	adds	r2, #6
 8002200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	4798      	blx	r3
    else
    {

        while(1){}
    }
}
 8002208:	e000      	b.n	800220c <sound_task_run+0x30>
        while(1){}
 800220a:	e7fe      	b.n	800220a <sound_task_run+0x2e>
}
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <sound_task_state_0_init>:


// A function to initialize the task
void sound_task_state_0_init(SoundTask *sound_task)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]


}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <sound_task_state_1_wait>:

void sound_task_state_1_wait(SoundTask *sound_task)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
	if (sound_task->laser_snd == 1){
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d103      	bne.n	800223e <sound_task_state_1_wait+0x18>
		sound_task->state = 2;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2202      	movs	r2, #2
 800223a:	601a      	str	r2, [r3, #0]
	}
	else if(sound_task->start_snd == 1){
		sound_task->state = 5;
	}

}
 800223c:	e016      	b.n	800226c <sound_task_state_1_wait+0x46>
	else if(sound_task->hit_snd == 1){
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d103      	bne.n	800224e <sound_task_state_1_wait+0x28>
		sound_task->state = 3;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2203      	movs	r2, #3
 800224a:	601a      	str	r2, [r3, #0]
}
 800224c:	e00e      	b.n	800226c <sound_task_state_1_wait+0x46>
	else if(sound_task->win_snd == 1){
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d103      	bne.n	800225e <sound_task_state_1_wait+0x38>
		sound_task->state = 4;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2204      	movs	r2, #4
 800225a:	601a      	str	r2, [r3, #0]
}
 800225c:	e006      	b.n	800226c <sound_task_state_1_wait+0x46>
	else if(sound_task->start_snd == 1){
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d102      	bne.n	800226c <sound_task_state_1_wait+0x46>
		sound_task->state = 5;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2205      	movs	r2, #5
 800226a:	601a      	str	r2, [r3, #0]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <sound_task_state_2_laser>:
void sound_task_state_2_laser(SoundTask *sound_task)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
    // add sound with associated time (nonblocking, like HAL_Get_Ticks or something like that)
	// if sound done then
	// laser_snd_flg = 0;
	// sound_task.state = 1;

}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <sound_task_state_3_hit>:
void sound_task_state_3_hit(SoundTask *sound_task)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]


}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <sound_task_state_4_win>:
void sound_task_state_4_win(SoundTask *sound_task)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]


}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <sound_task_state_5_start>:

void sound_task_state_5_start(SoundTask *sound_task)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]


}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <HAL_MspInit+0x4c>)
 80022d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002314 <HAL_MspInit+0x4c>)
 80022d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <HAL_MspInit+0x4c>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022e6:	607b      	str	r3, [r7, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	603b      	str	r3, [r7, #0]
 80022ee:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <HAL_MspInit+0x4c>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	4a08      	ldr	r2, [pc, #32]	@ (8002314 <HAL_MspInit+0x4c>)
 80022f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fa:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <HAL_MspInit+0x4c>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800

08002318 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a2f      	ldr	r2, [pc, #188]	@ (80023f4 <HAL_ADC_MspInit+0xdc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d158      	bne.n	80023ec <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b2e      	ldr	r3, [pc, #184]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	4a2d      	ldr	r2, [pc, #180]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 8002344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002348:	6453      	str	r3, [r2, #68]	@ 0x44
 800234a:	4b2b      	ldr	r3, [pc, #172]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 800234c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b27      	ldr	r3, [pc, #156]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a26      	ldr	r2, [pc, #152]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b24      	ldr	r3, [pc, #144]	@ (80023f8 <HAL_ADC_MspInit+0xe0>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002372:	23f0      	movs	r3, #240	@ 0xf0
 8002374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002376:	2303      	movs	r3, #3
 8002378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	4619      	mov	r1, r3
 8002384:	481d      	ldr	r0, [pc, #116]	@ (80023fc <HAL_ADC_MspInit+0xe4>)
 8002386:	f001 fc2b 	bl	8003be0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800238a:	4b1d      	ldr	r3, [pc, #116]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 800238c:	4a1d      	ldr	r2, [pc, #116]	@ (8002404 <HAL_ADC_MspInit+0xec>)
 800238e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002390:	4b1b      	ldr	r3, [pc, #108]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 8002392:	2200      	movs	r2, #0
 8002394:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002396:	4b1a      	ldr	r3, [pc, #104]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 8002398:	2200      	movs	r2, #0
 800239a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800239c:	4b18      	ldr	r3, [pc, #96]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 800239e:	2200      	movs	r2, #0
 80023a0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023a2:	4b17      	ldr	r3, [pc, #92]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023a8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023b0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023b2:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023b8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023ba:	4b11      	ldr	r3, [pc, #68]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80023c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023c8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023d0:	480b      	ldr	r0, [pc, #44]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023d2:	f001 f895 	bl	8003500 <HAL_DMA_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80023dc:	f7ff fc7e 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a07      	ldr	r2, [pc, #28]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80023e6:	4a06      	ldr	r2, [pc, #24]	@ (8002400 <HAL_ADC_MspInit+0xe8>)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80023ec:	bf00      	nop
 80023ee:	3728      	adds	r7, #40	@ 0x28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40012000 	.word	0x40012000
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40020000 	.word	0x40020000
 8002400:	2000031c 	.word	0x2000031c
 8002404:	40026410 	.word	0x40026410

08002408 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	@ 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a19      	ldr	r2, [pc, #100]	@ (800248c <HAL_I2C_MspInit+0x84>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d12c      	bne.n	8002484 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]
 800242e:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	4a17      	ldr	r2, [pc, #92]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 8002434:	f043 0302 	orr.w	r3, r3, #2
 8002438:	6313      	str	r3, [r2, #48]	@ 0x30
 800243a:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002446:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800244a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800244c:	2312      	movs	r3, #18
 800244e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002454:	2303      	movs	r3, #3
 8002456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002458:	2304      	movs	r3, #4
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	4619      	mov	r1, r3
 8002462:	480c      	ldr	r0, [pc, #48]	@ (8002494 <HAL_I2C_MspInit+0x8c>)
 8002464:	f001 fbbc 	bl	8003be0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 800246e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002470:	4a07      	ldr	r2, [pc, #28]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 8002472:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002476:	6413      	str	r3, [r2, #64]	@ 0x40
 8002478:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <HAL_I2C_MspInit+0x88>)
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002484:	bf00      	nop
 8002486:	3728      	adds	r7, #40	@ 0x28
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40005400 	.word	0x40005400
 8002490:	40023800 	.word	0x40023800
 8002494:	40020400 	.word	0x40020400

08002498 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a15      	ldr	r2, [pc, #84]	@ (80024fc <HAL_TIM_PWM_MspInit+0x64>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d10e      	bne.n	80024c8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	4b14      	ldr	r3, [pc, #80]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	4a13      	ldr	r2, [pc, #76]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ba:	4b11      	ldr	r3, [pc, #68]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024c6:	e012      	b.n	80024ee <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002504 <HAL_TIM_PWM_MspInit+0x6c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d10d      	bne.n	80024ee <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a09      	ldr	r2, [pc, #36]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <HAL_TIM_PWM_MspInit+0x68>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
}
 80024ee:	bf00      	nop
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40010000 	.word	0x40010000
 8002500:	40023800 	.word	0x40023800
 8002504:	40000800 	.word	0x40000800

08002508 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002518:	d116      	bne.n	8002548 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	4a15      	ldr	r2, [pc, #84]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6413      	str	r3, [r2, #64]	@ 0x40
 800252a:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002536:	2200      	movs	r2, #0
 8002538:	2100      	movs	r1, #0
 800253a:	201c      	movs	r0, #28
 800253c:	f000 ffa9 	bl	8003492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002540:	201c      	movs	r0, #28
 8002542:	f000 ffc2 	bl	80034ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002546:	e012      	b.n	800256e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM9)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0b      	ldr	r2, [pc, #44]	@ (800257c <HAL_TIM_Base_MspInit+0x74>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d10d      	bne.n	800256e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	4a07      	ldr	r2, [pc, #28]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002560:	6453      	str	r3, [r2, #68]	@ 0x44
 8002562:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <HAL_TIM_Base_MspInit+0x70>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]
}
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023800 	.word	0x40023800
 800257c:	40014000 	.word	0x40014000

08002580 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	@ 0x30
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002588:	f107 031c 	add.w	r3, r7, #28
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	605a      	str	r2, [r3, #4]
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	60da      	str	r2, [r3, #12]
 8002596:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a32      	ldr	r2, [pc, #200]	@ (8002668 <HAL_TIM_Encoder_MspInit+0xe8>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d12c      	bne.n	80025fc <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	4b31      	ldr	r3, [pc, #196]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	4a30      	ldr	r2, [pc, #192]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025ac:	f043 0302 	orr.w	r3, r3, #2
 80025b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b2:	4b2e      	ldr	r3, [pc, #184]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	4b2a      	ldr	r3, [pc, #168]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a29      	ldr	r2, [pc, #164]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b27      	ldr	r3, [pc, #156]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80025da:	2330      	movs	r3, #48	@ 0x30
 80025dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e6:	2300      	movs	r3, #0
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025ea:	2302      	movs	r3, #2
 80025ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ee:	f107 031c 	add.w	r3, r7, #28
 80025f2:	4619      	mov	r1, r3
 80025f4:	481e      	ldr	r0, [pc, #120]	@ (8002670 <HAL_TIM_Encoder_MspInit+0xf0>)
 80025f6:	f001 faf3 	bl	8003be0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80025fa:	e030      	b.n	800265e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a1c      	ldr	r2, [pc, #112]	@ (8002674 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d12b      	bne.n	800265e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	4b18      	ldr	r3, [pc, #96]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	4a17      	ldr	r2, [pc, #92]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 8002610:	f043 0308 	orr.w	r3, r3, #8
 8002614:	6413      	str	r3, [r2, #64]	@ 0x40
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	4a10      	ldr	r2, [pc, #64]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	6313      	str	r3, [r2, #48]	@ 0x30
 8002632:	4b0e      	ldr	r3, [pc, #56]	@ (800266c <HAL_TIM_Encoder_MspInit+0xec>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800263e:	2303      	movs	r3, #3
 8002640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002642:	2302      	movs	r3, #2
 8002644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	2300      	movs	r3, #0
 800264c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800264e:	2302      	movs	r3, #2
 8002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002652:	f107 031c 	add.w	r3, r7, #28
 8002656:	4619      	mov	r1, r3
 8002658:	4807      	ldr	r0, [pc, #28]	@ (8002678 <HAL_TIM_Encoder_MspInit+0xf8>)
 800265a:	f001 fac1 	bl	8003be0 <HAL_GPIO_Init>
}
 800265e:	bf00      	nop
 8002660:	3730      	adds	r7, #48	@ 0x30
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40000400 	.word	0x40000400
 800266c:	40023800 	.word	0x40023800
 8002670:	40020400 	.word	0x40020400
 8002674:	40000c00 	.word	0x40000c00
 8002678:	40020000 	.word	0x40020000

0800267c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	@ 0x28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 0314 	add.w	r3, r7, #20
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a37      	ldr	r2, [pc, #220]	@ (8002778 <HAL_TIM_MspPostInit+0xfc>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d11f      	bne.n	80026de <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
 80026a2:	4b36      	ldr	r3, [pc, #216]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a35      	ldr	r2, [pc, #212]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ae:	4b33      	ldr	r3, [pc, #204]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80026ba:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80026be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c0:	2302      	movs	r3, #2
 80026c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c8:	2300      	movs	r3, #0
 80026ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026cc:	2301      	movs	r3, #1
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d0:	f107 0314 	add.w	r3, r7, #20
 80026d4:	4619      	mov	r1, r3
 80026d6:	482a      	ldr	r0, [pc, #168]	@ (8002780 <HAL_TIM_MspPostInit+0x104>)
 80026d8:	f001 fa82 	bl	8003be0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80026dc:	e047      	b.n	800276e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e6:	d11f      	bne.n	8002728 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	4b23      	ldr	r3, [pc, #140]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f0:	4a22      	ldr	r2, [pc, #136]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f8:	4b20      	ldr	r3, [pc, #128]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002716:	2301      	movs	r3, #1
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	4817      	ldr	r0, [pc, #92]	@ (8002780 <HAL_TIM_MspPostInit+0x104>)
 8002722:	f001 fa5d 	bl	8003be0 <HAL_GPIO_Init>
}
 8002726:	e022      	b.n	800276e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM4)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a15      	ldr	r2, [pc, #84]	@ (8002784 <HAL_TIM_MspPostInit+0x108>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d11d      	bne.n	800276e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	4b11      	ldr	r3, [pc, #68]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	4a10      	ldr	r2, [pc, #64]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	6313      	str	r3, [r2, #48]	@ 0x30
 8002742:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <HAL_TIM_MspPostInit+0x100>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	60bb      	str	r3, [r7, #8]
 800274c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800274e:	23c0      	movs	r3, #192	@ 0xc0
 8002750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002752:	2302      	movs	r3, #2
 8002754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275a:	2300      	movs	r3, #0
 800275c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800275e:	2302      	movs	r3, #2
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	4807      	ldr	r0, [pc, #28]	@ (8002788 <HAL_TIM_MspPostInit+0x10c>)
 800276a:	f001 fa39 	bl	8003be0 <HAL_GPIO_Init>
}
 800276e:	bf00      	nop
 8002770:	3728      	adds	r7, #40	@ 0x28
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40010000 	.word	0x40010000
 800277c:	40023800 	.word	0x40023800
 8002780:	40020000 	.word	0x40020000
 8002784:	40000800 	.word	0x40000800
 8002788:	40020400 	.word	0x40020400

0800278c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <NMI_Handler+0x4>

08002794 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <HardFault_Handler+0x4>

0800279c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <MemManage_Handler+0x4>

080027a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027a8:	bf00      	nop
 80027aa:	e7fd      	b.n	80027a8 <BusFault_Handler+0x4>

080027ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <UsageFault_Handler+0x4>

080027b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027c2:	b480      	push	{r7}
 80027c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027c6:	bf00      	nop
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027e2:	f000 f931 	bl	8002a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE)) {
 80027f2:	4b22      	ldr	r3, [pc, #136]	@ (800287c <TIM2_IRQHandler+0x90>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d135      	bne.n	800286c <TIM2_IRQHandler+0x80>
	    __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8002800:	4b1e      	ldr	r3, [pc, #120]	@ (800287c <TIM2_IRQHandler+0x90>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0201 	mvn.w	r2, #1
 8002808:	611a      	str	r2, [r3, #16]

	    // every N PWM ticks, step one audio sample
	if (++pwm_div_count >= STEP_RATIO) {
 800280a:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <TIM2_IRQHandler+0x94>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	3301      	adds	r3, #1
 8002812:	b2db      	uxtb	r3, r3
 8002814:	4a1a      	ldr	r2, [pc, #104]	@ (8002880 <TIM2_IRQHandler+0x94>)
 8002816:	4619      	mov	r1, r3
 8002818:	7011      	strb	r1, [r2, #0]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d926      	bls.n	800286c <TIM2_IRQHandler+0x80>
		pwm_div_count = 0;
 800281e:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <TIM2_IRQHandler+0x94>)
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]

		// fetch the next sample from your C array
		int16_t s = audio_buf[sample_index++];
 8002824:	4b17      	ldr	r3, [pc, #92]	@ (8002884 <TIM2_IRQHandler+0x98>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	4916      	ldr	r1, [pc, #88]	@ (8002884 <TIM2_IRQHandler+0x98>)
 800282c:	600a      	str	r2, [r1, #0]
 800282e:	4a16      	ldr	r2, [pc, #88]	@ (8002888 <TIM2_IRQHandler+0x9c>)
 8002830:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002834:	80fb      	strh	r3, [r7, #6]
		if (sample_index >= audio_buf_len) sample_index = 0;  // loop
 8002836:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <TIM2_IRQHandler+0x98>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	4b14      	ldr	r3, [pc, #80]	@ (800288c <TIM2_IRQHandler+0xa0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d302      	bcc.n	8002848 <TIM2_IRQHandler+0x5c>
 8002842:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <TIM2_IRQHandler+0x98>)
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]

					// map signed 16-bit [-32768..+32767] to CCR range [0..ARR]
		uint32_t duty = ((uint32_t)(s + 32768) * (htim2.Init.Period)) / 65535;
 8002848:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800284c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002850:	461a      	mov	r2, r3
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <TIM2_IRQHandler+0x90>)
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	fb02 f303 	mul.w	r3, r2, r3
 800285a:	4a0d      	ldr	r2, [pc, #52]	@ (8002890 <TIM2_IRQHandler+0xa4>)
 800285c:	fba2 2303 	umull	r2, r3, r2, r3
 8002860:	0bdb      	lsrs	r3, r3, #15
 8002862:	603b      	str	r3, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 8002864:	4b05      	ldr	r3, [pc, #20]	@ (800287c <TIM2_IRQHandler+0x90>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	635a      	str	r2, [r3, #52]	@ 0x34
	    }
	}
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800286c:	4803      	ldr	r0, [pc, #12]	@ (800287c <TIM2_IRQHandler+0x90>)
 800286e:	f002 ff93 	bl	8005798 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000418 	.word	0x20000418
 8002880:	20000598 	.word	0x20000598
 8002884:	20000594 	.word	0x20000594
 8002888:	08006eb8 	.word	0x08006eb8
 800288c:	0801ff3c 	.word	0x0801ff3c
 8002890:	80008001 	.word	0x80008001

08002894 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002898:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800289c:	f001 fb56 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80028a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80028a4:	f001 fb52 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	bd80      	pop	{r7, pc}

080028ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028b0:	4802      	ldr	r0, [pc, #8]	@ (80028bc <DMA2_Stream0_IRQHandler+0x10>)
 80028b2:	f000 ff2b 	bl	800370c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000031c 	.word	0x2000031c

080028c0 <_sbrk>:
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	4a14      	ldr	r2, [pc, #80]	@ (800291c <_sbrk+0x5c>)
 80028ca:	4b15      	ldr	r3, [pc, #84]	@ (8002920 <_sbrk+0x60>)
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <_sbrk+0x64>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d102      	bne.n	80028e2 <_sbrk+0x22>
 80028dc:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <_sbrk+0x64>)
 80028de:	4a12      	ldr	r2, [pc, #72]	@ (8002928 <_sbrk+0x68>)
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <_sbrk+0x64>)
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4413      	add	r3, r2
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d207      	bcs.n	8002900 <_sbrk+0x40>
 80028f0:	f003 fdce 	bl	8006490 <__errno>
 80028f4:	4603      	mov	r3, r0
 80028f6:	220c      	movs	r2, #12
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028fe:	e009      	b.n	8002914 <_sbrk+0x54>
 8002900:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <_sbrk+0x64>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	4b07      	ldr	r3, [pc, #28]	@ (8002924 <_sbrk+0x64>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4413      	add	r3, r2
 800290e:	4a05      	ldr	r2, [pc, #20]	@ (8002924 <_sbrk+0x64>)
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20020000 	.word	0x20020000
 8002920:	00000400 	.word	0x00000400
 8002924:	2000059c 	.word	0x2000059c
 8002928:	200006f0 	.word	0x200006f0

0800292c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <SystemInit+0x20>)
 8002932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002936:	4a05      	ldr	r2, [pc, #20]	@ (800294c <SystemInit+0x20>)
 8002938:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800293c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002940:	bf00      	nop
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <Reset_Handler>:
 8002950:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002988 <LoopFillZerobss+0xe>
 8002954:	f7ff ffea 	bl	800292c <SystemInit>
 8002958:	480c      	ldr	r0, [pc, #48]	@ (800298c <LoopFillZerobss+0x12>)
 800295a:	490d      	ldr	r1, [pc, #52]	@ (8002990 <LoopFillZerobss+0x16>)
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <LoopFillZerobss+0x1a>)
 800295e:	2300      	movs	r3, #0
 8002960:	e002      	b.n	8002968 <LoopCopyDataInit>

08002962 <CopyDataInit>:
 8002962:	58d4      	ldr	r4, [r2, r3]
 8002964:	50c4      	str	r4, [r0, r3]
 8002966:	3304      	adds	r3, #4

08002968 <LoopCopyDataInit>:
 8002968:	18c4      	adds	r4, r0, r3
 800296a:	428c      	cmp	r4, r1
 800296c:	d3f9      	bcc.n	8002962 <CopyDataInit>
 800296e:	4a0a      	ldr	r2, [pc, #40]	@ (8002998 <LoopFillZerobss+0x1e>)
 8002970:	4c0a      	ldr	r4, [pc, #40]	@ (800299c <LoopFillZerobss+0x22>)
 8002972:	2300      	movs	r3, #0
 8002974:	e001      	b.n	800297a <LoopFillZerobss>

08002976 <FillZerobss>:
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	3204      	adds	r2, #4

0800297a <LoopFillZerobss>:
 800297a:	42a2      	cmp	r2, r4
 800297c:	d3fb      	bcc.n	8002976 <FillZerobss>
 800297e:	f003 fd8d 	bl	800649c <__libc_init_array>
 8002982:	f7fe fa83 	bl	8000e8c <main>
 8002986:	4770      	bx	lr
 8002988:	20020000 	.word	0x20020000
 800298c:	20000000 	.word	0x20000000
 8002990:	200002b0 	.word	0x200002b0
 8002994:	0801ffa4 	.word	0x0801ffa4
 8002998:	200002b0 	.word	0x200002b0
 800299c:	200006ec 	.word	0x200006ec

080029a0 <ADC_IRQHandler>:
 80029a0:	e7fe      	b.n	80029a0 <ADC_IRQHandler>
	...

080029a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029a8:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <HAL_Init+0x40>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	@ (80029e4 <HAL_Init+0x40>)
 80029ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_Init+0x40>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_Init+0x40>)
 80029ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <HAL_Init+0x40>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a07      	ldr	r2, [pc, #28]	@ (80029e4 <HAL_Init+0x40>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029cc:	2003      	movs	r0, #3
 80029ce:	f000 fd55 	bl	800347c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029d2:	200f      	movs	r0, #15
 80029d4:	f000 f808 	bl	80029e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d8:	f7ff fc76 	bl	80022c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40023c00 	.word	0x40023c00

080029e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029f0:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_InitTick+0x54>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_InitTick+0x58>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4619      	mov	r1, r3
 80029fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 fd6d 	bl	80034e6 <HAL_SYSTICK_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e00e      	b.n	8002a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b0f      	cmp	r3, #15
 8002a1a:	d80a      	bhi.n	8002a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a24:	f000 fd35 	bl	8003492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a28:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <HAL_InitTick+0x5c>)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e000      	b.n	8002a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000254 	.word	0x20000254
 8002a40:	2000025c 	.word	0x2000025c
 8002a44:	20000258 	.word	0x20000258

08002a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_IncTick+0x20>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	461a      	mov	r2, r3
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4413      	add	r3, r2
 8002a58:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a5a:	6013      	str	r3, [r2, #0]
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	2000025c 	.word	0x2000025c
 8002a6c:	200005a0 	.word	0x200005a0

08002a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return uwTick;
 8002a74:	4b03      	ldr	r3, [pc, #12]	@ (8002a84 <HAL_GetTick+0x14>)
 8002a76:	681b      	ldr	r3, [r3, #0]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	200005a0 	.word	0x200005a0

08002a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a90:	f7ff ffee 	bl	8002a70 <HAL_GetTick>
 8002a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002aa0:	d005      	beq.n	8002aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <HAL_Delay+0x44>)
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002aae:	bf00      	nop
 8002ab0:	f7ff ffde 	bl	8002a70 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d8f7      	bhi.n	8002ab0 <HAL_Delay+0x28>
  {
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	2000025c 	.word	0x2000025c

08002ad0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e033      	b.n	8002b4e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff fc12 	bl	8002318 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f003 0310 	and.w	r3, r3, #16
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d118      	bne.n	8002b40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b16:	f023 0302 	bic.w	r3, r3, #2
 8002b1a:	f043 0202 	orr.w	r2, r3, #2
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fa5c 	bl	8002fe0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	f023 0303 	bic.w	r3, r3, #3
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b3e:	e001      	b.n	8002b44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b088      	sub	sp, #32
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_ADC_Start_DMA+0x22>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e0d0      	b.n	8002d1c <HAL_ADC_Start_DMA+0x1c4>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d018      	beq.n	8002bc2 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0201 	orr.w	r2, r2, #1
 8002b9e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ba0:	4b60      	ldr	r3, [pc, #384]	@ (8002d24 <HAL_ADC_Start_DMA+0x1cc>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a60      	ldr	r2, [pc, #384]	@ (8002d28 <HAL_ADC_Start_DMA+0x1d0>)
 8002ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8002baa:	0c9a      	lsrs	r2, r3, #18
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002bb4:	e002      	b.n	8002bbc <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f9      	bne.n	8002bb6 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd0:	d107      	bne.n	8002be2 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002be0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	f040 8088 	bne.w	8002d02 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002bfa:	f023 0301 	bic.w	r3, r3, #1
 8002bfe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d007      	beq.n	8002c24 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c30:	d106      	bne.n	8002c40 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c36:	f023 0206 	bic.w	r2, r3, #6
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c3e:	e002      	b.n	8002c46 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c4e:	4b37      	ldr	r3, [pc, #220]	@ (8002d2c <HAL_ADC_Start_DMA+0x1d4>)
 8002c50:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c56:	4a36      	ldr	r2, [pc, #216]	@ (8002d30 <HAL_ADC_Start_DMA+0x1d8>)
 8002c58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5e:	4a35      	ldr	r2, [pc, #212]	@ (8002d34 <HAL_ADC_Start_DMA+0x1dc>)
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c66:	4a34      	ldr	r2, [pc, #208]	@ (8002d38 <HAL_ADC_Start_DMA+0x1e0>)
 8002c68:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002c72:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002c82:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c92:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	334c      	adds	r3, #76	@ 0x4c
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f000 fcda 	bl	800365c <HAL_DMA_Start_IT>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10f      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d129      	bne.n	8002d1a <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002cd4:	609a      	str	r2, [r3, #8]
 8002cd6:	e020      	b.n	8002d1a <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a17      	ldr	r2, [pc, #92]	@ (8002d3c <HAL_ADC_Start_DMA+0x1e4>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d11b      	bne.n	8002d1a <HAL_ADC_Start_DMA+0x1c2>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d114      	bne.n	8002d1a <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	e00b      	b.n	8002d1a <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f043 0210 	orr.w	r2, r3, #16
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	f043 0201 	orr.w	r2, r3, #1
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002d1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3720      	adds	r7, #32
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000254 	.word	0x20000254
 8002d28:	431bde83 	.word	0x431bde83
 8002d2c:	40012300 	.word	0x40012300
 8002d30:	080031d9 	.word	0x080031d9
 8002d34:	08003293 	.word	0x08003293
 8002d38:	080032af 	.word	0x080032af
 8002d3c:	40012000 	.word	0x40012000

08002d40 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x1c>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e113      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x244>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b09      	cmp	r3, #9
 8002da6:	d925      	bls.n	8002df4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68d9      	ldr	r1, [r3, #12]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	4613      	mov	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	3b1e      	subs	r3, #30
 8002dbe:	2207      	movs	r2, #7
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43da      	mvns	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	400a      	ands	r2, r1
 8002dcc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68d9      	ldr	r1, [r3, #12]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4618      	mov	r0, r3
 8002de0:	4603      	mov	r3, r0
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	4403      	add	r3, r0
 8002de6:	3b1e      	subs	r3, #30
 8002de8:	409a      	lsls	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	e022      	b.n	8002e3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6919      	ldr	r1, [r3, #16]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	461a      	mov	r2, r3
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	2207      	movs	r2, #7
 8002e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	400a      	ands	r2, r1
 8002e16:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6919      	ldr	r1, [r3, #16]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4403      	add	r3, r0
 8002e30:	409a      	lsls	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d824      	bhi.n	8002e8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	3b05      	subs	r3, #5
 8002e54:	221f      	movs	r2, #31
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43da      	mvns	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	400a      	ands	r2, r1
 8002e62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4618      	mov	r0, r3
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3b05      	subs	r3, #5
 8002e7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e8a:	e04c      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b0c      	cmp	r3, #12
 8002e92:	d824      	bhi.n	8002ede <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3b23      	subs	r3, #35	@ 0x23
 8002ea6:	221f      	movs	r2, #31
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43da      	mvns	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	400a      	ands	r2, r1
 8002eb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b23      	subs	r3, #35	@ 0x23
 8002ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8002edc:	e023      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	3b41      	subs	r3, #65	@ 0x41
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	400a      	ands	r2, r1
 8002efe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	3b41      	subs	r3, #65	@ 0x41
 8002f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f26:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <HAL_ADC_ConfigChannel+0x250>)
 8002f28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a28      	ldr	r2, [pc, #160]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x254>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d10f      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x1d8>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2b12      	cmp	r3, #18
 8002f3a:	d10b      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x254>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d12b      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x258>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d003      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x1f4>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b11      	cmp	r3, #17
 8002f6e:	d122      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a11      	ldr	r2, [pc, #68]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x258>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d111      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f92:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x25c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a11      	ldr	r2, [pc, #68]	@ (8002fdc <HAL_ADC_ConfigChannel+0x260>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0c9a      	lsrs	r2, r3, #18
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fa8:	e002      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3b01      	subs	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1f9      	bne.n	8002faa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	40012300 	.word	0x40012300
 8002fd0:	40012000 	.word	0x40012000
 8002fd4:	10000012 	.word	0x10000012
 8002fd8:	20000254 	.word	0x20000254
 8002fdc:	431bde83 	.word	0x431bde83

08002fe0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fe8:	4b79      	ldr	r3, [pc, #484]	@ (80031d0 <ADC_Init+0x1f0>)
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	431a      	orrs	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003014:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	021a      	lsls	r2, r3, #8
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003038:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6859      	ldr	r1, [r3, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800305a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6899      	ldr	r1, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003072:	4a58      	ldr	r2, [pc, #352]	@ (80031d4 <ADC_Init+0x1f4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d022      	beq.n	80030be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003086:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6899      	ldr	r1, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]
 80030bc:	e00f      	b.n	80030de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030dc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0202 	bic.w	r2, r2, #2
 80030ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6899      	ldr	r1, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	7e1b      	ldrb	r3, [r3, #24]
 80030f8:	005a      	lsls	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800311a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800312a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	3b01      	subs	r3, #1
 8003138:	035a      	lsls	r2, r3, #13
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	e007      	b.n	8003154 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003152:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003162:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	3b01      	subs	r3, #1
 8003170:	051a      	lsls	r2, r3, #20
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	430a      	orrs	r2, r1
 8003178:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003188:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6899      	ldr	r1, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003196:	025a      	lsls	r2, r3, #9
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6899      	ldr	r1, [r3, #8]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	029a      	lsls	r2, r3, #10
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40012300 	.word	0x40012300
 80031d4:	0f000001 	.word	0x0f000001

080031d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d13c      	bne.n	800326c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d12b      	bne.n	8003264 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003210:	2b00      	cmp	r3, #0
 8003212:	d127      	bne.n	8003264 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800321e:	2b00      	cmp	r3, #0
 8003220:	d006      	beq.n	8003230 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800322c:	2b00      	cmp	r3, #0
 800322e:	d119      	bne.n	8003264 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0220 	bic.w	r2, r2, #32
 800323e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003250:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d105      	bne.n	8003264 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325c:	f043 0201 	orr.w	r2, r3, #1
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f7ff fd6b 	bl	8002d40 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800326a:	e00e      	b.n	800328a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f7ff fd75 	bl	8002d68 <HAL_ADC_ErrorCallback>
}
 800327e:	e004      	b.n	800328a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	4798      	blx	r3
}
 800328a:	bf00      	nop
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b084      	sub	sp, #16
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f7ff fd57 	bl	8002d54 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b084      	sub	sp, #16
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ba:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2240      	movs	r2, #64	@ 0x40
 80032c0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	f043 0204 	orr.w	r2, r3, #4
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f7ff fd4a 	bl	8002d68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032d4:	bf00      	nop
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <__NVIC_SetPriorityGrouping+0x44>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032f8:	4013      	ands	r3, r2
 80032fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800330c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800330e:	4a04      	ldr	r2, [pc, #16]	@ (8003320 <__NVIC_SetPriorityGrouping+0x44>)
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	60d3      	str	r3, [r2, #12]
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003328:	4b04      	ldr	r3, [pc, #16]	@ (800333c <__NVIC_GetPriorityGrouping+0x18>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	0a1b      	lsrs	r3, r3, #8
 800332e:	f003 0307 	and.w	r3, r3, #7
}
 8003332:	4618      	mov	r0, r3
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800334a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334e:	2b00      	cmp	r3, #0
 8003350:	db0b      	blt.n	800336a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003352:	79fb      	ldrb	r3, [r7, #7]
 8003354:	f003 021f 	and.w	r2, r3, #31
 8003358:	4907      	ldr	r1, [pc, #28]	@ (8003378 <__NVIC_EnableIRQ+0x38>)
 800335a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	2001      	movs	r0, #1
 8003362:	fa00 f202 	lsl.w	r2, r0, r2
 8003366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	e000e100 	.word	0xe000e100

0800337c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	4603      	mov	r3, r0
 8003384:	6039      	str	r1, [r7, #0]
 8003386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338c:	2b00      	cmp	r3, #0
 800338e:	db0a      	blt.n	80033a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	b2da      	uxtb	r2, r3
 8003394:	490c      	ldr	r1, [pc, #48]	@ (80033c8 <__NVIC_SetPriority+0x4c>)
 8003396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339a:	0112      	lsls	r2, r2, #4
 800339c:	b2d2      	uxtb	r2, r2
 800339e:	440b      	add	r3, r1
 80033a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033a4:	e00a      	b.n	80033bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	4908      	ldr	r1, [pc, #32]	@ (80033cc <__NVIC_SetPriority+0x50>)
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	3b04      	subs	r3, #4
 80033b4:	0112      	lsls	r2, r2, #4
 80033b6:	b2d2      	uxtb	r2, r2
 80033b8:	440b      	add	r3, r1
 80033ba:	761a      	strb	r2, [r3, #24]
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	e000e100 	.word	0xe000e100
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b089      	sub	sp, #36	@ 0x24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f1c3 0307 	rsb	r3, r3, #7
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	bf28      	it	cs
 80033ee:	2304      	movcs	r3, #4
 80033f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	3304      	adds	r3, #4
 80033f6:	2b06      	cmp	r3, #6
 80033f8:	d902      	bls.n	8003400 <NVIC_EncodePriority+0x30>
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	3b03      	subs	r3, #3
 80033fe:	e000      	b.n	8003402 <NVIC_EncodePriority+0x32>
 8003400:	2300      	movs	r3, #0
 8003402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003404:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43da      	mvns	r2, r3
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	401a      	ands	r2, r3
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003418:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	fa01 f303 	lsl.w	r3, r1, r3
 8003422:	43d9      	mvns	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003428:	4313      	orrs	r3, r2
         );
}
 800342a:	4618      	mov	r0, r3
 800342c:	3724      	adds	r7, #36	@ 0x24
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
	...

08003438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3b01      	subs	r3, #1
 8003444:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003448:	d301      	bcc.n	800344e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800344a:	2301      	movs	r3, #1
 800344c:	e00f      	b.n	800346e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800344e:	4a0a      	ldr	r2, [pc, #40]	@ (8003478 <SysTick_Config+0x40>)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3b01      	subs	r3, #1
 8003454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003456:	210f      	movs	r1, #15
 8003458:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800345c:	f7ff ff8e 	bl	800337c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003460:	4b05      	ldr	r3, [pc, #20]	@ (8003478 <SysTick_Config+0x40>)
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003466:	4b04      	ldr	r3, [pc, #16]	@ (8003478 <SysTick_Config+0x40>)
 8003468:	2207      	movs	r2, #7
 800346a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	e000e010 	.word	0xe000e010

0800347c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7ff ff29 	bl	80032dc <__NVIC_SetPriorityGrouping>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003492:	b580      	push	{r7, lr}
 8003494:	b086      	sub	sp, #24
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
 800349e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a4:	f7ff ff3e 	bl	8003324 <__NVIC_GetPriorityGrouping>
 80034a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	6978      	ldr	r0, [r7, #20]
 80034b0:	f7ff ff8e 	bl	80033d0 <NVIC_EncodePriority>
 80034b4:	4602      	mov	r2, r0
 80034b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff5d 	bl	800337c <__NVIC_SetPriority>
}
 80034c2:	bf00      	nop
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	4603      	mov	r3, r0
 80034d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff ff31 	bl	8003340 <__NVIC_EnableIRQ>
}
 80034de:	bf00      	nop
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b082      	sub	sp, #8
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7ff ffa2 	bl	8003438 <SysTick_Config>
 80034f4:	4603      	mov	r3, r0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
	...

08003500 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800350c:	f7ff fab0 	bl	8002a70 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e099      	b.n	8003650 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0201 	bic.w	r2, r2, #1
 800353a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800353c:	e00f      	b.n	800355e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800353e:	f7ff fa97 	bl	8002a70 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b05      	cmp	r3, #5
 800354a:	d908      	bls.n	800355e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2220      	movs	r2, #32
 8003550:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2203      	movs	r2, #3
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e078      	b.n	8003650 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1e8      	bne.n	800353e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	4b38      	ldr	r3, [pc, #224]	@ (8003658 <HAL_DMA_Init+0x158>)
 8003578:	4013      	ands	r3, r2
 800357a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800358a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003596:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d107      	bne.n	80035c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c0:	4313      	orrs	r3, r2
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f023 0307 	bic.w	r3, r3, #7
 80035de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	d117      	bne.n	8003622 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00e      	beq.n	8003622 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f000 fa6f 	bl	8003ae8 <DMA_CheckFifoParam>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2240      	movs	r2, #64	@ 0x40
 8003614:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800361e:	2301      	movs	r3, #1
 8003620:	e016      	b.n	8003650 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fa26 	bl	8003a7c <DMA_CalcBaseAndBitshift>
 8003630:	4603      	mov	r3, r0
 8003632:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003638:	223f      	movs	r2, #63	@ 0x3f
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	f010803f 	.word	0xf010803f

0800365c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
 8003668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003672:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800367a:	2b01      	cmp	r3, #1
 800367c:	d101      	bne.n	8003682 <HAL_DMA_Start_IT+0x26>
 800367e:	2302      	movs	r3, #2
 8003680:	e040      	b.n	8003704 <HAL_DMA_Start_IT+0xa8>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b01      	cmp	r3, #1
 8003694:	d12f      	bne.n	80036f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2202      	movs	r2, #2
 800369a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	68b9      	ldr	r1, [r7, #8]
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f9b8 	bl	8003a20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b4:	223f      	movs	r2, #63	@ 0x3f
 80036b6:	409a      	lsls	r2, r3
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0216 	orr.w	r2, r2, #22
 80036ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d007      	beq.n	80036e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0208 	orr.w	r2, r2, #8
 80036e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0201 	orr.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e005      	b.n	8003702 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036fe:	2302      	movs	r3, #2
 8003700:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003702:	7dfb      	ldrb	r3, [r7, #23]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003718:	4b8e      	ldr	r3, [pc, #568]	@ (8003954 <HAL_DMA_IRQHandler+0x248>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a8e      	ldr	r2, [pc, #568]	@ (8003958 <HAL_DMA_IRQHandler+0x24c>)
 800371e:	fba2 2303 	umull	r2, r3, r2, r3
 8003722:	0a9b      	lsrs	r3, r3, #10
 8003724:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003736:	2208      	movs	r2, #8
 8003738:	409a      	lsls	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4013      	ands	r3, r2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d01a      	beq.n	8003778 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d013      	beq.n	8003778 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0204 	bic.w	r2, r2, #4
 800375e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003764:	2208      	movs	r2, #8
 8003766:	409a      	lsls	r2, r3
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003770:	f043 0201 	orr.w	r2, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	2201      	movs	r2, #1
 800377e:	409a      	lsls	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4013      	ands	r3, r2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d012      	beq.n	80037ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00b      	beq.n	80037ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379a:	2201      	movs	r2, #1
 800379c:	409a      	lsls	r2, r3
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a6:	f043 0202 	orr.w	r2, r3, #2
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b2:	2204      	movs	r2, #4
 80037b4:	409a      	lsls	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4013      	ands	r3, r2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d012      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d0:	2204      	movs	r2, #4
 80037d2:	409a      	lsls	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e8:	2210      	movs	r2, #16
 80037ea:	409a      	lsls	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d043      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d03c      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003806:	2210      	movs	r2, #16
 8003808:	409a      	lsls	r2, r3
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d018      	beq.n	800384e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d108      	bne.n	800383c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	2b00      	cmp	r3, #0
 8003830:	d024      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	4798      	blx	r3
 800383a:	e01f      	b.n	800387c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003840:	2b00      	cmp	r3, #0
 8003842:	d01b      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	4798      	blx	r3
 800384c:	e016      	b.n	800387c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003858:	2b00      	cmp	r3, #0
 800385a:	d107      	bne.n	800386c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0208 	bic.w	r2, r2, #8
 800386a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003880:	2220      	movs	r2, #32
 8003882:	409a      	lsls	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 808f 	beq.w	80039ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0310 	and.w	r3, r3, #16
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 8087 	beq.w	80039ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a2:	2220      	movs	r2, #32
 80038a4:	409a      	lsls	r2, r3
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b05      	cmp	r3, #5
 80038b4:	d136      	bne.n	8003924 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0216 	bic.w	r2, r2, #22
 80038c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d103      	bne.n	80038e6 <HAL_DMA_IRQHandler+0x1da>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d007      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0208 	bic.w	r2, r2, #8
 80038f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fa:	223f      	movs	r2, #63	@ 0x3f
 80038fc:	409a      	lsls	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003916:	2b00      	cmp	r3, #0
 8003918:	d07e      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	4798      	blx	r3
        }
        return;
 8003922:	e079      	b.n	8003a18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d01d      	beq.n	800396e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10d      	bne.n	800395c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003944:	2b00      	cmp	r3, #0
 8003946:	d031      	beq.n	80039ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	4798      	blx	r3
 8003950:	e02c      	b.n	80039ac <HAL_DMA_IRQHandler+0x2a0>
 8003952:	bf00      	nop
 8003954:	20000254 	.word	0x20000254
 8003958:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003960:	2b00      	cmp	r3, #0
 8003962:	d023      	beq.n	80039ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	4798      	blx	r3
 800396c:	e01e      	b.n	80039ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10f      	bne.n	800399c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0210 	bic.w	r2, r2, #16
 800398a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d032      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d022      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2205      	movs	r2, #5
 80039c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0201 	bic.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	3301      	adds	r3, #1
 80039dc:	60bb      	str	r3, [r7, #8]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d307      	bcc.n	80039f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f2      	bne.n	80039d8 <HAL_DMA_IRQHandler+0x2cc>
 80039f2:	e000      	b.n	80039f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d005      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	4798      	blx	r3
 8003a16:	e000      	b.n	8003a1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a18:	bf00      	nop
    }
  }
}
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
 8003a2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	2b40      	cmp	r3, #64	@ 0x40
 8003a4c:	d108      	bne.n	8003a60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a5e:	e007      	b.n	8003a70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	60da      	str	r2, [r3, #12]
}
 8003a70:	bf00      	nop
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	3b10      	subs	r3, #16
 8003a8c:	4a14      	ldr	r2, [pc, #80]	@ (8003ae0 <DMA_CalcBaseAndBitshift+0x64>)
 8003a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a92:	091b      	lsrs	r3, r3, #4
 8003a94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a96:	4a13      	ldr	r2, [pc, #76]	@ (8003ae4 <DMA_CalcBaseAndBitshift+0x68>)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d909      	bls.n	8003abe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	1d1a      	adds	r2, r3, #4
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	659a      	str	r2, [r3, #88]	@ 0x58
 8003abc:	e007      	b.n	8003ace <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ac6:	f023 0303 	bic.w	r3, r3, #3
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3714      	adds	r7, #20
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	aaaaaaab 	.word	0xaaaaaaab
 8003ae4:	0801ff58 	.word	0x0801ff58

08003ae8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d11f      	bne.n	8003b42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	2b03      	cmp	r3, #3
 8003b06:	d856      	bhi.n	8003bb6 <DMA_CheckFifoParam+0xce>
 8003b08:	a201      	add	r2, pc, #4	@ (adr r2, 8003b10 <DMA_CheckFifoParam+0x28>)
 8003b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0e:	bf00      	nop
 8003b10:	08003b21 	.word	0x08003b21
 8003b14:	08003b33 	.word	0x08003b33
 8003b18:	08003b21 	.word	0x08003b21
 8003b1c:	08003bb7 	.word	0x08003bb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d046      	beq.n	8003bba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b30:	e043      	b.n	8003bba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b3a:	d140      	bne.n	8003bbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b40:	e03d      	b.n	8003bbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b4a:	d121      	bne.n	8003b90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	2b03      	cmp	r3, #3
 8003b50:	d837      	bhi.n	8003bc2 <DMA_CheckFifoParam+0xda>
 8003b52:	a201      	add	r2, pc, #4	@ (adr r2, 8003b58 <DMA_CheckFifoParam+0x70>)
 8003b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b58:	08003b69 	.word	0x08003b69
 8003b5c:	08003b6f 	.word	0x08003b6f
 8003b60:	08003b69 	.word	0x08003b69
 8003b64:	08003b81 	.word	0x08003b81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b6c:	e030      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d025      	beq.n	8003bc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b7e:	e022      	b.n	8003bc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b88:	d11f      	bne.n	8003bca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b8e:	e01c      	b.n	8003bca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d903      	bls.n	8003b9e <DMA_CheckFifoParam+0xb6>
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d003      	beq.n	8003ba4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b9c:	e018      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba2:	e015      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00e      	beq.n	8003bce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bb4:	e00b      	b.n	8003bce <DMA_CheckFifoParam+0xe6>
      break;
 8003bb6:	bf00      	nop
 8003bb8:	e00a      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bba:	bf00      	nop
 8003bbc:	e008      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bbe:	bf00      	nop
 8003bc0:	e006      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bc2:	bf00      	nop
 8003bc4:	e004      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e002      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bca:	bf00      	nop
 8003bcc:	e000      	b.n	8003bd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bce:	bf00      	nop
    }
  } 
  
  return status; 
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop

08003be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b089      	sub	sp, #36	@ 0x24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61fb      	str	r3, [r7, #28]
 8003bfa:	e159      	b.n	8003eb0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	f040 8148 	bne.w	8003eaa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d005      	beq.n	8003c32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d130      	bne.n	8003c94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	2203      	movs	r2, #3
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43db      	mvns	r3, r3
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	4013      	ands	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c68:	2201      	movs	r2, #1
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	43db      	mvns	r3, r3
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	4013      	ands	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	091b      	lsrs	r3, r3, #4
 8003c7e:	f003 0201 	and.w	r2, r3, #1
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d017      	beq.n	8003cd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	2203      	movs	r2, #3
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d123      	bne.n	8003d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	08da      	lsrs	r2, r3, #3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3208      	adds	r2, #8
 8003ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	220f      	movs	r2, #15
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	08da      	lsrs	r2, r3, #3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3208      	adds	r2, #8
 8003d1e:	69b9      	ldr	r1, [r7, #24]
 8003d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	2203      	movs	r2, #3
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 0203 	and.w	r2, r3, #3
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 80a2 	beq.w	8003eaa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	4b57      	ldr	r3, [pc, #348]	@ (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6e:	4a56      	ldr	r2, [pc, #344]	@ (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d76:	4b54      	ldr	r3, [pc, #336]	@ (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d82:	4a52      	ldr	r2, [pc, #328]	@ (8003ecc <HAL_GPIO_Init+0x2ec>)
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	089b      	lsrs	r3, r3, #2
 8003d88:	3302      	adds	r3, #2
 8003d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	220f      	movs	r2, #15
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4013      	ands	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a49      	ldr	r2, [pc, #292]	@ (8003ed0 <HAL_GPIO_Init+0x2f0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d019      	beq.n	8003de2 <HAL_GPIO_Init+0x202>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a48      	ldr	r2, [pc, #288]	@ (8003ed4 <HAL_GPIO_Init+0x2f4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d013      	beq.n	8003dde <HAL_GPIO_Init+0x1fe>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a47      	ldr	r2, [pc, #284]	@ (8003ed8 <HAL_GPIO_Init+0x2f8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00d      	beq.n	8003dda <HAL_GPIO_Init+0x1fa>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a46      	ldr	r2, [pc, #280]	@ (8003edc <HAL_GPIO_Init+0x2fc>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <HAL_GPIO_Init+0x1f6>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a45      	ldr	r2, [pc, #276]	@ (8003ee0 <HAL_GPIO_Init+0x300>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d101      	bne.n	8003dd2 <HAL_GPIO_Init+0x1f2>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	e008      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dd2:	2307      	movs	r3, #7
 8003dd4:	e006      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e004      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e002      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003de2:	2300      	movs	r3, #0
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	f002 0203 	and.w	r2, r2, #3
 8003dea:	0092      	lsls	r2, r2, #2
 8003dec:	4093      	lsls	r3, r2
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003df4:	4935      	ldr	r1, [pc, #212]	@ (8003ecc <HAL_GPIO_Init+0x2ec>)
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e02:	4b38      	ldr	r3, [pc, #224]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d003      	beq.n	8003e26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e26:	4a2f      	ldr	r2, [pc, #188]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	43db      	mvns	r3, r3
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e50:	4a24      	ldr	r2, [pc, #144]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e56:	4b23      	ldr	r3, [pc, #140]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e7a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e80:	4b18      	ldr	r3, [pc, #96]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ea4:	4a0f      	ldr	r2, [pc, #60]	@ (8003ee4 <HAL_GPIO_Init+0x304>)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3301      	adds	r3, #1
 8003eae:	61fb      	str	r3, [r7, #28]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	2b0f      	cmp	r3, #15
 8003eb4:	f67f aea2 	bls.w	8003bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003eb8:	bf00      	nop
 8003eba:	bf00      	nop
 8003ebc:	3724      	adds	r7, #36	@ 0x24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	40013800 	.word	0x40013800
 8003ed0:	40020000 	.word	0x40020000
 8003ed4:	40020400 	.word	0x40020400
 8003ed8:	40020800 	.word	0x40020800
 8003edc:	40020c00 	.word	0x40020c00
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	40013c00 	.word	0x40013c00

08003ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	887b      	ldrh	r3, [r7, #2]
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
 8003f04:	e001      	b.n	8003f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f06:	2300      	movs	r3, #0
 8003f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	807b      	strh	r3, [r7, #2]
 8003f24:	4613      	mov	r3, r2
 8003f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f28:	787b      	ldrb	r3, [r7, #1]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f2e:	887a      	ldrh	r2, [r7, #2]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f34:	e003      	b.n	8003f3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f36:	887b      	ldrh	r3, [r7, #2]
 8003f38:	041a      	lsls	r2, r3, #16
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	619a      	str	r2, [r3, #24]
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f56:	4b08      	ldr	r3, [pc, #32]	@ (8003f78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	88fb      	ldrh	r3, [r7, #6]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d006      	beq.n	8003f70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f62:	4a05      	ldr	r2, [pc, #20]	@ (8003f78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f64:	88fb      	ldrh	r3, [r7, #6]
 8003f66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fd fce8 	bl	8001940 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f70:	bf00      	nop
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40013c00 	.word	0x40013c00

08003f7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e12b      	b.n	80041e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fe fa30 	bl	8002408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2224      	movs	r2, #36	@ 0x24
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0201 	bic.w	r2, r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fe0:	f001 f89a 	bl	8005118 <HAL_RCC_GetPCLK1Freq>
 8003fe4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	4a81      	ldr	r2, [pc, #516]	@ (80041f0 <HAL_I2C_Init+0x274>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d807      	bhi.n	8004000 <HAL_I2C_Init+0x84>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	4a80      	ldr	r2, [pc, #512]	@ (80041f4 <HAL_I2C_Init+0x278>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	bf94      	ite	ls
 8003ff8:	2301      	movls	r3, #1
 8003ffa:	2300      	movhi	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	e006      	b.n	800400e <HAL_I2C_Init+0x92>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4a7d      	ldr	r2, [pc, #500]	@ (80041f8 <HAL_I2C_Init+0x27c>)
 8004004:	4293      	cmp	r3, r2
 8004006:	bf94      	ite	ls
 8004008:	2301      	movls	r3, #1
 800400a:	2300      	movhi	r3, #0
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e0e7      	b.n	80041e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4a78      	ldr	r2, [pc, #480]	@ (80041fc <HAL_I2C_Init+0x280>)
 800401a:	fba2 2303 	umull	r2, r3, r2, r3
 800401e:	0c9b      	lsrs	r3, r3, #18
 8004020:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68ba      	ldr	r2, [r7, #8]
 8004032:	430a      	orrs	r2, r1
 8004034:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	4a6a      	ldr	r2, [pc, #424]	@ (80041f0 <HAL_I2C_Init+0x274>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d802      	bhi.n	8004050 <HAL_I2C_Init+0xd4>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	3301      	adds	r3, #1
 800404e:	e009      	b.n	8004064 <HAL_I2C_Init+0xe8>
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004056:	fb02 f303 	mul.w	r3, r2, r3
 800405a:	4a69      	ldr	r2, [pc, #420]	@ (8004200 <HAL_I2C_Init+0x284>)
 800405c:	fba2 2303 	umull	r2, r3, r2, r3
 8004060:	099b      	lsrs	r3, r3, #6
 8004062:	3301      	adds	r3, #1
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	6812      	ldr	r2, [r2, #0]
 8004068:	430b      	orrs	r3, r1
 800406a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004076:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	495c      	ldr	r1, [pc, #368]	@ (80041f0 <HAL_I2C_Init+0x274>)
 8004080:	428b      	cmp	r3, r1
 8004082:	d819      	bhi.n	80040b8 <HAL_I2C_Init+0x13c>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	1e59      	subs	r1, r3, #1
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004092:	1c59      	adds	r1, r3, #1
 8004094:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004098:	400b      	ands	r3, r1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <HAL_I2C_Init+0x138>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1e59      	subs	r1, r3, #1
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80040ac:	3301      	adds	r3, #1
 80040ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b2:	e051      	b.n	8004158 <HAL_I2C_Init+0x1dc>
 80040b4:	2304      	movs	r3, #4
 80040b6:	e04f      	b.n	8004158 <HAL_I2C_Init+0x1dc>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d111      	bne.n	80040e4 <HAL_I2C_Init+0x168>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	1e58      	subs	r0, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6859      	ldr	r1, [r3, #4]
 80040c8:	460b      	mov	r3, r1
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	440b      	add	r3, r1
 80040ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d2:	3301      	adds	r3, #1
 80040d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bf0c      	ite	eq
 80040dc:	2301      	moveq	r3, #1
 80040de:	2300      	movne	r3, #0
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	e012      	b.n	800410a <HAL_I2C_Init+0x18e>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	1e58      	subs	r0, r3, #1
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6859      	ldr	r1, [r3, #4]
 80040ec:	460b      	mov	r3, r1
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	0099      	lsls	r1, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fa:	3301      	adds	r3, #1
 80040fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004100:	2b00      	cmp	r3, #0
 8004102:	bf0c      	ite	eq
 8004104:	2301      	moveq	r3, #1
 8004106:	2300      	movne	r3, #0
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_I2C_Init+0x196>
 800410e:	2301      	movs	r3, #1
 8004110:	e022      	b.n	8004158 <HAL_I2C_Init+0x1dc>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10e      	bne.n	8004138 <HAL_I2C_Init+0x1bc>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1e58      	subs	r0, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6859      	ldr	r1, [r3, #4]
 8004122:	460b      	mov	r3, r1
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	440b      	add	r3, r1
 8004128:	fbb0 f3f3 	udiv	r3, r0, r3
 800412c:	3301      	adds	r3, #1
 800412e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004136:	e00f      	b.n	8004158 <HAL_I2C_Init+0x1dc>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	1e58      	subs	r0, r3, #1
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6859      	ldr	r1, [r3, #4]
 8004140:	460b      	mov	r3, r1
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	0099      	lsls	r1, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	fbb0 f3f3 	udiv	r3, r0, r3
 800414e:	3301      	adds	r3, #1
 8004150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004154:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	6809      	ldr	r1, [r1, #0]
 800415c:	4313      	orrs	r3, r2
 800415e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69da      	ldr	r2, [r3, #28]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	430a      	orrs	r2, r1
 800417a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004186:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6911      	ldr	r1, [r2, #16]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68d2      	ldr	r2, [r2, #12]
 8004192:	4311      	orrs	r1, r2
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	430b      	orrs	r3, r1
 800419a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	695a      	ldr	r2, [r3, #20]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	000186a0 	.word	0x000186a0
 80041f4:	001e847f 	.word	0x001e847f
 80041f8:	003d08ff 	.word	0x003d08ff
 80041fc:	431bde83 	.word	0x431bde83
 8004200:	10624dd3 	.word	0x10624dd3

08004204 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b088      	sub	sp, #32
 8004208:	af02      	add	r7, sp, #8
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	607a      	str	r2, [r7, #4]
 800420e:	461a      	mov	r2, r3
 8004210:	460b      	mov	r3, r1
 8004212:	817b      	strh	r3, [r7, #10]
 8004214:	4613      	mov	r3, r2
 8004216:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004218:	f7fe fc2a 	bl	8002a70 <HAL_GetTick>
 800421c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b20      	cmp	r3, #32
 8004228:	f040 80e0 	bne.w	80043ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	2319      	movs	r3, #25
 8004232:	2201      	movs	r2, #1
 8004234:	4970      	ldr	r1, [pc, #448]	@ (80043f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 f964 	bl	8004504 <I2C_WaitOnFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004242:	2302      	movs	r3, #2
 8004244:	e0d3      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_I2C_Master_Transmit+0x50>
 8004250:	2302      	movs	r3, #2
 8004252:	e0cc      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b01      	cmp	r3, #1
 8004268:	d007      	beq.n	800427a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0201 	orr.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004288:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2221      	movs	r2, #33	@ 0x21
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2210      	movs	r2, #16
 8004296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	893a      	ldrh	r2, [r7, #8]
 80042aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4a50      	ldr	r2, [pc, #320]	@ (80043fc <HAL_I2C_Master_Transmit+0x1f8>)
 80042ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042bc:	8979      	ldrh	r1, [r7, #10]
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	6a3a      	ldr	r2, [r7, #32]
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 f89c 	bl	8004400 <I2C_MasterRequestWrite>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e08d      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d2:	2300      	movs	r3, #0
 80042d4:	613b      	str	r3, [r7, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042e8:	e066      	b.n	80043b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	6a39      	ldr	r1, [r7, #32]
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 fa22 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00d      	beq.n	8004316 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d107      	bne.n	8004312 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004310:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e06b      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	781a      	ldrb	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b04      	cmp	r3, #4
 8004352:	d11b      	bne.n	800438c <HAL_I2C_Master_Transmit+0x188>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	d017      	beq.n	800438c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	781a      	ldrb	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	6a39      	ldr	r1, [r7, #32]
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 fa19 	bl	80047c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00d      	beq.n	80043b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d107      	bne.n	80043b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e01a      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d194      	bne.n	80042ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2220      	movs	r2, #32
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043e8:	2300      	movs	r3, #0
 80043ea:	e000      	b.n	80043ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043ec:	2302      	movs	r3, #2
  }
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	00100002 	.word	0x00100002
 80043fc:	ffff0000 	.word	0xffff0000

08004400 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b088      	sub	sp, #32
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	607a      	str	r2, [r7, #4]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	460b      	mov	r3, r1
 800440e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b08      	cmp	r3, #8
 800441a:	d006      	beq.n	800442a <I2C_MasterRequestWrite+0x2a>
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d003      	beq.n	800442a <I2C_MasterRequestWrite+0x2a>
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004428:	d108      	bne.n	800443c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	e00b      	b.n	8004454 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004440:	2b12      	cmp	r3, #18
 8004442:	d107      	bne.n	8004454 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004452:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f84f 	bl	8004504 <I2C_WaitOnFlagUntilTimeout>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00d      	beq.n	8004488 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800447a:	d103      	bne.n	8004484 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004482:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e035      	b.n	80044f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004490:	d108      	bne.n	80044a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004492:	897b      	ldrh	r3, [r7, #10]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	461a      	mov	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80044a0:	611a      	str	r2, [r3, #16]
 80044a2:	e01b      	b.n	80044dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044a4:	897b      	ldrh	r3, [r7, #10]
 80044a6:	11db      	asrs	r3, r3, #7
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	f003 0306 	and.w	r3, r3, #6
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	f063 030f 	orn	r3, r3, #15
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	490e      	ldr	r1, [pc, #56]	@ (80044fc <I2C_MasterRequestWrite+0xfc>)
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f898 	bl	80045f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e010      	b.n	80044f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044d2:	897b      	ldrh	r3, [r7, #10]
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	4907      	ldr	r1, [pc, #28]	@ (8004500 <I2C_MasterRequestWrite+0x100>)
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f000 f888 	bl	80045f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	00010008 	.word	0x00010008
 8004500:	00010002 	.word	0x00010002

08004504 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	4613      	mov	r3, r2
 8004512:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004514:	e048      	b.n	80045a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800451c:	d044      	beq.n	80045a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451e:	f7fe faa7 	bl	8002a70 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d302      	bcc.n	8004534 <I2C_WaitOnFlagUntilTimeout+0x30>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d139      	bne.n	80045a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	0c1b      	lsrs	r3, r3, #16
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	d10d      	bne.n	800455a <I2C_WaitOnFlagUntilTimeout+0x56>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	43da      	mvns	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4013      	ands	r3, r2
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf0c      	ite	eq
 8004550:	2301      	moveq	r3, #1
 8004552:	2300      	movne	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	461a      	mov	r2, r3
 8004558:	e00c      	b.n	8004574 <I2C_WaitOnFlagUntilTimeout+0x70>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	43da      	mvns	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4013      	ands	r3, r2
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	461a      	mov	r2, r3
 8004574:	79fb      	ldrb	r3, [r7, #7]
 8004576:	429a      	cmp	r2, r3
 8004578:	d116      	bne.n	80045a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	f043 0220 	orr.w	r2, r3, #32
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e023      	b.n	80045f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	0c1b      	lsrs	r3, r3, #16
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d10d      	bne.n	80045ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	43da      	mvns	r2, r3
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4013      	ands	r3, r2
 80045be:	b29b      	uxth	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	bf0c      	ite	eq
 80045c4:	2301      	moveq	r3, #1
 80045c6:	2300      	movne	r3, #0
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	e00c      	b.n	80045e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	43da      	mvns	r2, r3
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	4013      	ands	r3, r2
 80045da:	b29b      	uxth	r3, r3
 80045dc:	2b00      	cmp	r3, #0
 80045de:	bf0c      	ite	eq
 80045e0:	2301      	moveq	r3, #1
 80045e2:	2300      	movne	r3, #0
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	461a      	mov	r2, r3
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d093      	beq.n	8004516 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
 8004604:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004606:	e071      	b.n	80046ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004616:	d123      	bne.n	8004660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004626:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004630:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	f043 0204 	orr.w	r2, r3, #4
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e067      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004666:	d041      	beq.n	80046ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004668:	f7fe fa02 	bl	8002a70 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	429a      	cmp	r2, r3
 8004676:	d302      	bcc.n	800467e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d136      	bne.n	80046ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	0c1b      	lsrs	r3, r3, #16
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d10c      	bne.n	80046a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	43da      	mvns	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4013      	ands	r3, r2
 8004694:	b29b      	uxth	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	bf14      	ite	ne
 800469a:	2301      	movne	r3, #1
 800469c:	2300      	moveq	r3, #0
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	e00b      	b.n	80046ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	43da      	mvns	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	4013      	ands	r3, r2
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	bf14      	ite	ne
 80046b4:	2301      	movne	r3, #1
 80046b6:	2300      	moveq	r3, #0
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d016      	beq.n	80046ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d8:	f043 0220 	orr.w	r2, r3, #32
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e021      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	0c1b      	lsrs	r3, r3, #16
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d10c      	bne.n	8004710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	43da      	mvns	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	4013      	ands	r3, r2
 8004702:	b29b      	uxth	r3, r3
 8004704:	2b00      	cmp	r3, #0
 8004706:	bf14      	ite	ne
 8004708:	2301      	movne	r3, #1
 800470a:	2300      	moveq	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	e00b      	b.n	8004728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	43da      	mvns	r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4013      	ands	r3, r2
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	bf14      	ite	ne
 8004722:	2301      	movne	r3, #1
 8004724:	2300      	moveq	r3, #0
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	f47f af6d 	bne.w	8004608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004744:	e034      	b.n	80047b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f886 	bl	8004858 <I2C_IsAcknowledgeFailed>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e034      	b.n	80047c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800475c:	d028      	beq.n	80047b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475e:	f7fe f987 	bl	8002a70 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	d302      	bcc.n	8004774 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d11d      	bne.n	80047b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800477e:	2b80      	cmp	r3, #128	@ 0x80
 8004780:	d016      	beq.n	80047b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479c:	f043 0220 	orr.w	r2, r3, #32
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e007      	b.n	80047c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b80      	cmp	r3, #128	@ 0x80
 80047bc:	d1c3      	bne.n	8004746 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047d4:	e034      	b.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f83e 	bl	8004858 <I2C_IsAcknowledgeFailed>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e034      	b.n	8004850 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ec:	d028      	beq.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ee:	f7fe f93f 	bl	8002a70 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d302      	bcc.n	8004804 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d11d      	bne.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b04      	cmp	r3, #4
 8004810:	d016      	beq.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2220      	movs	r2, #32
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482c:	f043 0220 	orr.w	r2, r3, #32
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e007      	b.n	8004850 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b04      	cmp	r3, #4
 800484c:	d1c3      	bne.n	80047d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800486e:	d11b      	bne.n	80048a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004878:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	f043 0204 	orr.w	r2, r3, #4
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
	...

080048b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e267      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d075      	beq.n	80049c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048d6:	4b88      	ldr	r3, [pc, #544]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 030c 	and.w	r3, r3, #12
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d00c      	beq.n	80048fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048e2:	4b85      	ldr	r3, [pc, #532]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d112      	bne.n	8004914 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ee:	4b82      	ldr	r3, [pc, #520]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048fa:	d10b      	bne.n	8004914 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048fc:	4b7e      	ldr	r3, [pc, #504]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d05b      	beq.n	80049c0 <HAL_RCC_OscConfig+0x108>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d157      	bne.n	80049c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e242      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800491c:	d106      	bne.n	800492c <HAL_RCC_OscConfig+0x74>
 800491e:	4b76      	ldr	r3, [pc, #472]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a75      	ldr	r2, [pc, #468]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004928:	6013      	str	r3, [r2, #0]
 800492a:	e01d      	b.n	8004968 <HAL_RCC_OscConfig+0xb0>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004934:	d10c      	bne.n	8004950 <HAL_RCC_OscConfig+0x98>
 8004936:	4b70      	ldr	r3, [pc, #448]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a6f      	ldr	r2, [pc, #444]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 800493c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	4b6d      	ldr	r3, [pc, #436]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a6c      	ldr	r2, [pc, #432]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800494c:	6013      	str	r3, [r2, #0]
 800494e:	e00b      	b.n	8004968 <HAL_RCC_OscConfig+0xb0>
 8004950:	4b69      	ldr	r3, [pc, #420]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a68      	ldr	r2, [pc, #416]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004956:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800495a:	6013      	str	r3, [r2, #0]
 800495c:	4b66      	ldr	r3, [pc, #408]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a65      	ldr	r2, [pc, #404]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004962:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004966:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d013      	beq.n	8004998 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004970:	f7fe f87e 	bl	8002a70 <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004978:	f7fe f87a 	bl	8002a70 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b64      	cmp	r3, #100	@ 0x64
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e207      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800498a:	4b5b      	ldr	r3, [pc, #364]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0f0      	beq.n	8004978 <HAL_RCC_OscConfig+0xc0>
 8004996:	e014      	b.n	80049c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004998:	f7fe f86a 	bl	8002a70 <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049a0:	f7fe f866 	bl	8002a70 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b64      	cmp	r3, #100	@ 0x64
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e1f3      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049b2:	4b51      	ldr	r3, [pc, #324]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1f0      	bne.n	80049a0 <HAL_RCC_OscConfig+0xe8>
 80049be:	e000      	b.n	80049c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d063      	beq.n	8004a96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049ce:	4b4a      	ldr	r3, [pc, #296]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 030c 	and.w	r3, r3, #12
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00b      	beq.n	80049f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049da:	4b47      	ldr	r3, [pc, #284]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049e2:	2b08      	cmp	r3, #8
 80049e4:	d11c      	bne.n	8004a20 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049e6:	4b44      	ldr	r3, [pc, #272]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d116      	bne.n	8004a20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049f2:	4b41      	ldr	r3, [pc, #260]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <HAL_RCC_OscConfig+0x152>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d001      	beq.n	8004a0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e1c7      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	00db      	lsls	r3, r3, #3
 8004a18:	4937      	ldr	r1, [pc, #220]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a1e:	e03a      	b.n	8004a96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d020      	beq.n	8004a6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a28:	4b34      	ldr	r3, [pc, #208]	@ (8004afc <HAL_RCC_OscConfig+0x244>)
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a2e:	f7fe f81f 	bl	8002a70 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a36:	f7fe f81b 	bl	8002a70 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e1a8      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a48:	4b2b      	ldr	r3, [pc, #172]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d0f0      	beq.n	8004a36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a54:	4b28      	ldr	r3, [pc, #160]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	4925      	ldr	r1, [pc, #148]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	600b      	str	r3, [r1, #0]
 8004a68:	e015      	b.n	8004a96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a6a:	4b24      	ldr	r3, [pc, #144]	@ (8004afc <HAL_RCC_OscConfig+0x244>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a70:	f7fd fffe 	bl	8002a70 <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a78:	f7fd fffa 	bl	8002a70 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e187      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f0      	bne.n	8004a78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d036      	beq.n	8004b10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d016      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aaa:	4b15      	ldr	r3, [pc, #84]	@ (8004b00 <HAL_RCC_OscConfig+0x248>)
 8004aac:	2201      	movs	r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fd ffde 	bl	8002a70 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab8:	f7fd ffda 	bl	8002a70 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e167      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aca:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <HAL_RCC_OscConfig+0x240>)
 8004acc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0f0      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x200>
 8004ad6:	e01b      	b.n	8004b10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ad8:	4b09      	ldr	r3, [pc, #36]	@ (8004b00 <HAL_RCC_OscConfig+0x248>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ade:	f7fd ffc7 	bl	8002a70 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ae4:	e00e      	b.n	8004b04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ae6:	f7fd ffc3 	bl	8002a70 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d907      	bls.n	8004b04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e150      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
 8004af8:	40023800 	.word	0x40023800
 8004afc:	42470000 	.word	0x42470000
 8004b00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b04:	4b88      	ldr	r3, [pc, #544]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1ea      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 8097 	beq.w	8004c4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b22:	4b81      	ldr	r3, [pc, #516]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10f      	bne.n	8004b4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b2e:	2300      	movs	r3, #0
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	4b7d      	ldr	r3, [pc, #500]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b36:	4a7c      	ldr	r2, [pc, #496]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b3e:	4b7a      	ldr	r3, [pc, #488]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b46:	60bb      	str	r3, [r7, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4e:	4b77      	ldr	r3, [pc, #476]	@ (8004d2c <HAL_RCC_OscConfig+0x474>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d118      	bne.n	8004b8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b5a:	4b74      	ldr	r3, [pc, #464]	@ (8004d2c <HAL_RCC_OscConfig+0x474>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a73      	ldr	r2, [pc, #460]	@ (8004d2c <HAL_RCC_OscConfig+0x474>)
 8004b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b66:	f7fd ff83 	bl	8002a70 <HAL_GetTick>
 8004b6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b6e:	f7fd ff7f 	bl	8002a70 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e10c      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b80:	4b6a      	ldr	r3, [pc, #424]	@ (8004d2c <HAL_RCC_OscConfig+0x474>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0f0      	beq.n	8004b6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d106      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x2ea>
 8004b94:	4b64      	ldr	r3, [pc, #400]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b98:	4a63      	ldr	r2, [pc, #396]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004b9a:	f043 0301 	orr.w	r3, r3, #1
 8004b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ba0:	e01c      	b.n	8004bdc <HAL_RCC_OscConfig+0x324>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	2b05      	cmp	r3, #5
 8004ba8:	d10c      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x30c>
 8004baa:	4b5f      	ldr	r3, [pc, #380]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bae:	4a5e      	ldr	r2, [pc, #376]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	f043 0304 	orr.w	r3, r3, #4
 8004bb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bb6:	4b5c      	ldr	r3, [pc, #368]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bba:	4a5b      	ldr	r2, [pc, #364]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bc2:	e00b      	b.n	8004bdc <HAL_RCC_OscConfig+0x324>
 8004bc4:	4b58      	ldr	r3, [pc, #352]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc8:	4a57      	ldr	r2, [pc, #348]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bd0:	4b55      	ldr	r3, [pc, #340]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd4:	4a54      	ldr	r2, [pc, #336]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004bd6:	f023 0304 	bic.w	r3, r3, #4
 8004bda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d015      	beq.n	8004c10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be4:	f7fd ff44 	bl	8002a70 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bea:	e00a      	b.n	8004c02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bec:	f7fd ff40 	bl	8002a70 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e0cb      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c02:	4b49      	ldr	r3, [pc, #292]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0ee      	beq.n	8004bec <HAL_RCC_OscConfig+0x334>
 8004c0e:	e014      	b.n	8004c3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c10:	f7fd ff2e 	bl	8002a70 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c16:	e00a      	b.n	8004c2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c18:	f7fd ff2a 	bl	8002a70 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e0b5      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1ee      	bne.n	8004c18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c3a:	7dfb      	ldrb	r3, [r7, #23]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d105      	bne.n	8004c4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c40:	4b39      	ldr	r3, [pc, #228]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c44:	4a38      	ldr	r2, [pc, #224]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 80a1 	beq.w	8004d98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c56:	4b34      	ldr	r3, [pc, #208]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f003 030c 	and.w	r3, r3, #12
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d05c      	beq.n	8004d1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d141      	bne.n	8004cee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6a:	4b31      	ldr	r3, [pc, #196]	@ (8004d30 <HAL_RCC_OscConfig+0x478>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c70:	f7fd fefe 	bl	8002a70 <HAL_GetTick>
 8004c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c76:	e008      	b.n	8004c8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c78:	f7fd fefa 	bl	8002a70 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e087      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8a:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1f0      	bne.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69da      	ldr	r2, [r3, #28]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca4:	019b      	lsls	r3, r3, #6
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	085b      	lsrs	r3, r3, #1
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	041b      	lsls	r3, r3, #16
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb8:	061b      	lsls	r3, r3, #24
 8004cba:	491b      	ldr	r1, [pc, #108]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d30 <HAL_RCC_OscConfig+0x478>)
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc6:	f7fd fed3 	bl	8002a70 <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cce:	f7fd fecf 	bl	8002a70 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e05c      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ce0:	4b11      	ldr	r3, [pc, #68]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0f0      	beq.n	8004cce <HAL_RCC_OscConfig+0x416>
 8004cec:	e054      	b.n	8004d98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cee:	4b10      	ldr	r3, [pc, #64]	@ (8004d30 <HAL_RCC_OscConfig+0x478>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf4:	f7fd febc 	bl	8002a70 <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cfc:	f7fd feb8 	bl	8002a70 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e045      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	4b06      	ldr	r3, [pc, #24]	@ (8004d28 <HAL_RCC_OscConfig+0x470>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1f0      	bne.n	8004cfc <HAL_RCC_OscConfig+0x444>
 8004d1a:	e03d      	b.n	8004d98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d107      	bne.n	8004d34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e038      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	40007000 	.word	0x40007000
 8004d30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d34:	4b1b      	ldr	r3, [pc, #108]	@ (8004da4 <HAL_RCC_OscConfig+0x4ec>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d028      	beq.n	8004d94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d121      	bne.n	8004d94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d11a      	bne.n	8004d94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d64:	4013      	ands	r3, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d111      	bne.n	8004d94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7a:	085b      	lsrs	r3, r3, #1
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d107      	bne.n	8004d94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d001      	beq.n	8004d98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800

08004da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e0cc      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dbc:	4b68      	ldr	r3, [pc, #416]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d90c      	bls.n	8004de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dca:	4b65      	ldr	r3, [pc, #404]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd2:	4b63      	ldr	r3, [pc, #396]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d001      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e0b8      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d020      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dfc:	4b59      	ldr	r3, [pc, #356]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	4a58      	ldr	r2, [pc, #352]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d005      	beq.n	8004e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e14:	4b53      	ldr	r3, [pc, #332]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	4a52      	ldr	r2, [pc, #328]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e20:	4b50      	ldr	r3, [pc, #320]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	494d      	ldr	r1, [pc, #308]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d044      	beq.n	8004ec8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d107      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e46:	4b47      	ldr	r3, [pc, #284]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d119      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e07f      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d003      	beq.n	8004e66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	d107      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e66:	4b3f      	ldr	r3, [pc, #252]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e06f      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e76:	4b3b      	ldr	r3, [pc, #236]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e067      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e86:	4b37      	ldr	r3, [pc, #220]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f023 0203 	bic.w	r2, r3, #3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	4934      	ldr	r1, [pc, #208]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e98:	f7fd fdea 	bl	8002a70 <HAL_GetTick>
 8004e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e9e:	e00a      	b.n	8004eb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea0:	f7fd fde6 	bl	8002a70 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e04f      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f003 020c 	and.w	r2, r3, #12
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d1eb      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ec8:	4b25      	ldr	r3, [pc, #148]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d20c      	bcs.n	8004ef0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed6:	4b22      	ldr	r3, [pc, #136]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ede:	4b20      	ldr	r3, [pc, #128]	@ (8004f60 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d001      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e032      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d008      	beq.n	8004f0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004efc:	4b19      	ldr	r3, [pc, #100]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	4916      	ldr	r1, [pc, #88]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0308 	and.w	r3, r3, #8
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d009      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f1a:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	490e      	ldr	r1, [pc, #56]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f2e:	f000 f821 	bl	8004f74 <HAL_RCC_GetSysClockFreq>
 8004f32:	4602      	mov	r2, r0
 8004f34:	4b0b      	ldr	r3, [pc, #44]	@ (8004f64 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	091b      	lsrs	r3, r3, #4
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	490a      	ldr	r1, [pc, #40]	@ (8004f68 <HAL_RCC_ClockConfig+0x1c0>)
 8004f40:	5ccb      	ldrb	r3, [r1, r3]
 8004f42:	fa22 f303 	lsr.w	r3, r2, r3
 8004f46:	4a09      	ldr	r2, [pc, #36]	@ (8004f6c <HAL_RCC_ClockConfig+0x1c4>)
 8004f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f4a:	4b09      	ldr	r3, [pc, #36]	@ (8004f70 <HAL_RCC_ClockConfig+0x1c8>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7fd fd4a 	bl	80029e8 <HAL_InitTick>

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40023c00 	.word	0x40023c00
 8004f64:	40023800 	.word	0x40023800
 8004f68:	0801ff40 	.word	0x0801ff40
 8004f6c:	20000254 	.word	0x20000254
 8004f70:	20000258 	.word	0x20000258

08004f74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f78:	b090      	sub	sp, #64	@ 0x40
 8004f7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004f84:	2300      	movs	r3, #0
 8004f86:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f8c:	4b59      	ldr	r3, [pc, #356]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f003 030c 	and.w	r3, r3, #12
 8004f94:	2b08      	cmp	r3, #8
 8004f96:	d00d      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x40>
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	f200 80a1 	bhi.w	80050e0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d002      	beq.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x34>
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d003      	beq.n	8004fae <HAL_RCC_GetSysClockFreq+0x3a>
 8004fa6:	e09b      	b.n	80050e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fa8:	4b53      	ldr	r3, [pc, #332]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004faa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fac:	e09b      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fae:	4b53      	ldr	r3, [pc, #332]	@ (80050fc <HAL_RCC_GetSysClockFreq+0x188>)
 8004fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fb2:	e098      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fb4:	4b4f      	ldr	r3, [pc, #316]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fbc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d028      	beq.n	800501c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fca:	4b4a      	ldr	r3, [pc, #296]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	099b      	lsrs	r3, r3, #6
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	623b      	str	r3, [r7, #32]
 8004fd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4b47      	ldr	r3, [pc, #284]	@ (80050fc <HAL_RCC_GetSysClockFreq+0x188>)
 8004fe0:	fb03 f201 	mul.w	r2, r3, r1
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	fb00 f303 	mul.w	r3, r0, r3
 8004fea:	4413      	add	r3, r2
 8004fec:	4a43      	ldr	r2, [pc, #268]	@ (80050fc <HAL_RCC_GetSysClockFreq+0x188>)
 8004fee:	fba0 1202 	umull	r1, r2, r0, r2
 8004ff2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ff4:	460a      	mov	r2, r1
 8004ff6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004ff8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ffa:	4413      	add	r3, r2
 8004ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005000:	2200      	movs	r2, #0
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	61fa      	str	r2, [r7, #28]
 8005006:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800500a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800500e:	f7fb f937 	bl	8000280 <__aeabi_uldivmod>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	4613      	mov	r3, r2
 8005018:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800501a:	e053      	b.n	80050c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800501c:	4b35      	ldr	r3, [pc, #212]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	099b      	lsrs	r3, r3, #6
 8005022:	2200      	movs	r2, #0
 8005024:	613b      	str	r3, [r7, #16]
 8005026:	617a      	str	r2, [r7, #20]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800502e:	f04f 0b00 	mov.w	fp, #0
 8005032:	4652      	mov	r2, sl
 8005034:	465b      	mov	r3, fp
 8005036:	f04f 0000 	mov.w	r0, #0
 800503a:	f04f 0100 	mov.w	r1, #0
 800503e:	0159      	lsls	r1, r3, #5
 8005040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005044:	0150      	lsls	r0, r2, #5
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	ebb2 080a 	subs.w	r8, r2, sl
 800504e:	eb63 090b 	sbc.w	r9, r3, fp
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800505e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005062:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005066:	ebb2 0408 	subs.w	r4, r2, r8
 800506a:	eb63 0509 	sbc.w	r5, r3, r9
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	00eb      	lsls	r3, r5, #3
 8005078:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800507c:	00e2      	lsls	r2, r4, #3
 800507e:	4614      	mov	r4, r2
 8005080:	461d      	mov	r5, r3
 8005082:	eb14 030a 	adds.w	r3, r4, sl
 8005086:	603b      	str	r3, [r7, #0]
 8005088:	eb45 030b 	adc.w	r3, r5, fp
 800508c:	607b      	str	r3, [r7, #4]
 800508e:	f04f 0200 	mov.w	r2, #0
 8005092:	f04f 0300 	mov.w	r3, #0
 8005096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800509a:	4629      	mov	r1, r5
 800509c:	028b      	lsls	r3, r1, #10
 800509e:	4621      	mov	r1, r4
 80050a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050a4:	4621      	mov	r1, r4
 80050a6:	028a      	lsls	r2, r1, #10
 80050a8:	4610      	mov	r0, r2
 80050aa:	4619      	mov	r1, r3
 80050ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ae:	2200      	movs	r2, #0
 80050b0:	60bb      	str	r3, [r7, #8]
 80050b2:	60fa      	str	r2, [r7, #12]
 80050b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050b8:	f7fb f8e2 	bl	8000280 <__aeabi_uldivmod>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4613      	mov	r3, r2
 80050c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80050c4:	4b0b      	ldr	r3, [pc, #44]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	0c1b      	lsrs	r3, r3, #16
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	3301      	adds	r3, #1
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80050d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050de:	e002      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050e0:	4b05      	ldr	r3, [pc, #20]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80050e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3740      	adds	r7, #64	@ 0x40
 80050ec:	46bd      	mov	sp, r7
 80050ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050f2:	bf00      	nop
 80050f4:	40023800 	.word	0x40023800
 80050f8:	00f42400 	.word	0x00f42400
 80050fc:	017d7840 	.word	0x017d7840

08005100 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005104:	4b03      	ldr	r3, [pc, #12]	@ (8005114 <HAL_RCC_GetHCLKFreq+0x14>)
 8005106:	681b      	ldr	r3, [r3, #0]
}
 8005108:	4618      	mov	r0, r3
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000254 	.word	0x20000254

08005118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800511c:	f7ff fff0 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8005120:	4602      	mov	r2, r0
 8005122:	4b05      	ldr	r3, [pc, #20]	@ (8005138 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	0a9b      	lsrs	r3, r3, #10
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	4903      	ldr	r1, [pc, #12]	@ (800513c <HAL_RCC_GetPCLK1Freq+0x24>)
 800512e:	5ccb      	ldrb	r3, [r1, r3]
 8005130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005134:	4618      	mov	r0, r3
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40023800 	.word	0x40023800
 800513c:	0801ff50 	.word	0x0801ff50

08005140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e041      	b.n	80051d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d106      	bne.n	800516c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7fd f9ce 	bl	8002508 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2202      	movs	r2, #2
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3304      	adds	r3, #4
 800517c:	4619      	mov	r1, r3
 800517e:	4610      	mov	r0, r2
 8005180:	f000 fdb6 	bl	8005cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d001      	beq.n	80051f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e03c      	b.n	8005272 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2202      	movs	r2, #2
 80051fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a1e      	ldr	r2, [pc, #120]	@ (8005280 <HAL_TIM_Base_Start+0xa0>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d018      	beq.n	800523c <HAL_TIM_Base_Start+0x5c>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005212:	d013      	beq.n	800523c <HAL_TIM_Base_Start+0x5c>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a1a      	ldr	r2, [pc, #104]	@ (8005284 <HAL_TIM_Base_Start+0xa4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00e      	beq.n	800523c <HAL_TIM_Base_Start+0x5c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a19      	ldr	r2, [pc, #100]	@ (8005288 <HAL_TIM_Base_Start+0xa8>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d009      	beq.n	800523c <HAL_TIM_Base_Start+0x5c>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a17      	ldr	r2, [pc, #92]	@ (800528c <HAL_TIM_Base_Start+0xac>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d004      	beq.n	800523c <HAL_TIM_Base_Start+0x5c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a16      	ldr	r2, [pc, #88]	@ (8005290 <HAL_TIM_Base_Start+0xb0>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d111      	bne.n	8005260 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2b06      	cmp	r3, #6
 800524c:	d010      	beq.n	8005270 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0201 	orr.w	r2, r2, #1
 800525c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525e:	e007      	b.n	8005270 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3714      	adds	r7, #20
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	40010000 	.word	0x40010000
 8005284:	40000400 	.word	0x40000400
 8005288:	40000800 	.word	0x40000800
 800528c:	40000c00 	.word	0x40000c00
 8005290:	40014000 	.word	0x40014000

08005294 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e041      	b.n	800532a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fd f8ec 	bl	8002498 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3304      	adds	r3, #4
 80052d0:	4619      	mov	r1, r3
 80052d2:	4610      	mov	r0, r2
 80052d4:	f000 fd0c 	bl	8005cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3708      	adds	r7, #8
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
	...

08005334 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533e:	2300      	movs	r3, #0
 8005340:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d109      	bne.n	800535c <HAL_TIM_PWM_Start_IT+0x28>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b01      	cmp	r3, #1
 8005352:	bf14      	ite	ne
 8005354:	2301      	movne	r3, #1
 8005356:	2300      	moveq	r3, #0
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e022      	b.n	80053a2 <HAL_TIM_PWM_Start_IT+0x6e>
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b04      	cmp	r3, #4
 8005360:	d109      	bne.n	8005376 <HAL_TIM_PWM_Start_IT+0x42>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b01      	cmp	r3, #1
 800536c:	bf14      	ite	ne
 800536e:	2301      	movne	r3, #1
 8005370:	2300      	moveq	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	e015      	b.n	80053a2 <HAL_TIM_PWM_Start_IT+0x6e>
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b08      	cmp	r3, #8
 800537a:	d109      	bne.n	8005390 <HAL_TIM_PWM_Start_IT+0x5c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b01      	cmp	r3, #1
 8005386:	bf14      	ite	ne
 8005388:	2301      	movne	r3, #1
 800538a:	2300      	moveq	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	e008      	b.n	80053a2 <HAL_TIM_PWM_Start_IT+0x6e>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	bf14      	ite	ne
 800539c:	2301      	movne	r3, #1
 800539e:	2300      	moveq	r3, #0
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e0b3      	b.n	8005512 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d104      	bne.n	80053ba <HAL_TIM_PWM_Start_IT+0x86>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053b8:	e013      	b.n	80053e2 <HAL_TIM_PWM_Start_IT+0xae>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d104      	bne.n	80053ca <HAL_TIM_PWM_Start_IT+0x96>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053c8:	e00b      	b.n	80053e2 <HAL_TIM_PWM_Start_IT+0xae>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d104      	bne.n	80053da <HAL_TIM_PWM_Start_IT+0xa6>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d8:	e003      	b.n	80053e2 <HAL_TIM_PWM_Start_IT+0xae>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2202      	movs	r2, #2
 80053de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b0c      	cmp	r3, #12
 80053e6:	d841      	bhi.n	800546c <HAL_TIM_PWM_Start_IT+0x138>
 80053e8:	a201      	add	r2, pc, #4	@ (adr r2, 80053f0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80053ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ee:	bf00      	nop
 80053f0:	08005425 	.word	0x08005425
 80053f4:	0800546d 	.word	0x0800546d
 80053f8:	0800546d 	.word	0x0800546d
 80053fc:	0800546d 	.word	0x0800546d
 8005400:	08005437 	.word	0x08005437
 8005404:	0800546d 	.word	0x0800546d
 8005408:	0800546d 	.word	0x0800546d
 800540c:	0800546d 	.word	0x0800546d
 8005410:	08005449 	.word	0x08005449
 8005414:	0800546d 	.word	0x0800546d
 8005418:	0800546d 	.word	0x0800546d
 800541c:	0800546d 	.word	0x0800546d
 8005420:	0800545b 	.word	0x0800545b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f042 0202 	orr.w	r2, r2, #2
 8005432:	60da      	str	r2, [r3, #12]
      break;
 8005434:	e01d      	b.n	8005472 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f042 0204 	orr.w	r2, r2, #4
 8005444:	60da      	str	r2, [r3, #12]
      break;
 8005446:	e014      	b.n	8005472 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0208 	orr.w	r2, r2, #8
 8005456:	60da      	str	r2, [r3, #12]
      break;
 8005458:	e00b      	b.n	8005472 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f042 0210 	orr.w	r2, r2, #16
 8005468:	60da      	str	r2, [r3, #12]
      break;
 800546a:	e002      	b.n	8005472 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
      break;
 8005470:	bf00      	nop
  }

  if (status == HAL_OK)
 8005472:	7bfb      	ldrb	r3, [r7, #15]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d14b      	bne.n	8005510 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2201      	movs	r2, #1
 800547e:	6839      	ldr	r1, [r7, #0]
 8005480:	4618      	mov	r0, r3
 8005482:	f000 fee1 	bl	8006248 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a24      	ldr	r2, [pc, #144]	@ (800551c <HAL_TIM_PWM_Start_IT+0x1e8>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d107      	bne.n	80054a0 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800549e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a1d      	ldr	r2, [pc, #116]	@ (800551c <HAL_TIM_PWM_Start_IT+0x1e8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d018      	beq.n	80054dc <HAL_TIM_PWM_Start_IT+0x1a8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b2:	d013      	beq.n	80054dc <HAL_TIM_PWM_Start_IT+0x1a8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a19      	ldr	r2, [pc, #100]	@ (8005520 <HAL_TIM_PWM_Start_IT+0x1ec>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d00e      	beq.n	80054dc <HAL_TIM_PWM_Start_IT+0x1a8>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a18      	ldr	r2, [pc, #96]	@ (8005524 <HAL_TIM_PWM_Start_IT+0x1f0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d009      	beq.n	80054dc <HAL_TIM_PWM_Start_IT+0x1a8>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <HAL_TIM_PWM_Start_IT+0x1f4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d004      	beq.n	80054dc <HAL_TIM_PWM_Start_IT+0x1a8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a15      	ldr	r2, [pc, #84]	@ (800552c <HAL_TIM_PWM_Start_IT+0x1f8>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d111      	bne.n	8005500 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f003 0307 	and.w	r3, r3, #7
 80054e6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2b06      	cmp	r3, #6
 80054ec:	d010      	beq.n	8005510 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f042 0201 	orr.w	r2, r2, #1
 80054fc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fe:	e007      	b.n	8005510 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0201 	orr.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005510:	7bfb      	ldrb	r3, [r7, #15]
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	40010000 	.word	0x40010000
 8005520:	40000400 	.word	0x40000400
 8005524:	40000800 	.word	0x40000800
 8005528:	40000c00 	.word	0x40000c00
 800552c:	40014000 	.word	0x40014000

08005530 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e097      	b.n	8005674 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d106      	bne.n	800555e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7fd f811 	bl	8002580 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6812      	ldr	r2, [r2, #0]
 8005570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005574:	f023 0307 	bic.w	r3, r3, #7
 8005578:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f000 fbb3 	bl	8005cf0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b2:	f023 0303 	bic.w	r3, r3, #3
 80055b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	4313      	orrs	r3, r2
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80055d0:	f023 030c 	bic.w	r3, r3, #12
 80055d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	021b      	lsls	r3, r3, #8
 80055ec:	4313      	orrs	r3, r2
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	011a      	lsls	r2, r3, #4
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	031b      	lsls	r3, r3, #12
 8005600:	4313      	orrs	r3, r2
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800560e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005616:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	4313      	orrs	r3, r2
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800568c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005694:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800569c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80056a4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d110      	bne.n	80056ce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d102      	bne.n	80056b8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80056b2:	7b7b      	ldrb	r3, [r7, #13]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d001      	beq.n	80056bc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e069      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056cc:	e031      	b.n	8005732 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d110      	bne.n	80056f6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056d4:	7bbb      	ldrb	r3, [r7, #14]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d102      	bne.n	80056e0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80056da:	7b3b      	ldrb	r3, [r7, #12]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d001      	beq.n	80056e4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e055      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056f4:	e01d      	b.n	8005732 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d108      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056fc:	7bbb      	ldrb	r3, [r7, #14]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d105      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005702:	7b7b      	ldrb	r3, [r7, #13]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d102      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005708:	7b3b      	ldrb	r3, [r7, #12]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d001      	beq.n	8005712 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e03e      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2202      	movs	r2, #2
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2202      	movs	r2, #2
 800571e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2202      	movs	r2, #2
 800572e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <HAL_TIM_Encoder_Start+0xc4>
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	2b04      	cmp	r3, #4
 800573c:	d008      	beq.n	8005750 <HAL_TIM_Encoder_Start+0xd4>
 800573e:	e00f      	b.n	8005760 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2201      	movs	r2, #1
 8005746:	2100      	movs	r1, #0
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fd7d 	bl	8006248 <TIM_CCxChannelCmd>
      break;
 800574e:	e016      	b.n	800577e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2201      	movs	r2, #1
 8005756:	2104      	movs	r1, #4
 8005758:	4618      	mov	r0, r3
 800575a:	f000 fd75 	bl	8006248 <TIM_CCxChannelCmd>
      break;
 800575e:	e00e      	b.n	800577e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2201      	movs	r2, #1
 8005766:	2100      	movs	r1, #0
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fd6d 	bl	8006248 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2201      	movs	r2, #1
 8005774:	2104      	movs	r1, #4
 8005776:	4618      	mov	r0, r3
 8005778:	f000 fd66 	bl	8006248 <TIM_CCxChannelCmd>
      break;
 800577c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0201 	orr.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d020      	beq.n	80057fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01b      	beq.n	80057fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0202 	mvn.w	r2, #2
 80057cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fa65 	bl	8005cb2 <HAL_TIM_IC_CaptureCallback>
 80057e8:	e005      	b.n	80057f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fa57 	bl	8005c9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fa68 	bl	8005cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01b      	beq.n	8005848 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0204 	mvn.w	r2, #4
 8005818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2202      	movs	r2, #2
 800581e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fa3f 	bl	8005cb2 <HAL_TIM_IC_CaptureCallback>
 8005834:	e005      	b.n	8005842 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 fa31 	bl	8005c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 fa42 	bl	8005cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d020      	beq.n	8005894 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01b      	beq.n	8005894 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0208 	mvn.w	r2, #8
 8005864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2204      	movs	r2, #4
 800586a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 fa19 	bl	8005cb2 <HAL_TIM_IC_CaptureCallback>
 8005880:	e005      	b.n	800588e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fa0b 	bl	8005c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 fa1c 	bl	8005cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	d020      	beq.n	80058e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d01b      	beq.n	80058e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0210 	mvn.w	r2, #16
 80058b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2208      	movs	r2, #8
 80058b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f9f3 	bl	8005cb2 <HAL_TIM_IC_CaptureCallback>
 80058cc:	e005      	b.n	80058da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f9e5 	bl	8005c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f9f6 	bl	8005cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00c      	beq.n	8005904 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d007      	beq.n	8005904 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0201 	mvn.w	r2, #1
 80058fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f9c3 	bl	8005c8a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00c      	beq.n	8005928 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005914:	2b00      	cmp	r3, #0
 8005916:	d007      	beq.n	8005928 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fd80 	bl	8006428 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00c      	beq.n	800594c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	d007      	beq.n	800594c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f9c7 	bl	8005cda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f003 0320 	and.w	r3, r3, #32
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00c      	beq.n	8005970 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d007      	beq.n	8005970 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0220 	mvn.w	r2, #32
 8005968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fd52 	bl	8006414 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005992:	2302      	movs	r3, #2
 8005994:	e0ae      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b0c      	cmp	r3, #12
 80059a2:	f200 809f 	bhi.w	8005ae4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059a6:	a201      	add	r2, pc, #4	@ (adr r2, 80059ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ac:	080059e1 	.word	0x080059e1
 80059b0:	08005ae5 	.word	0x08005ae5
 80059b4:	08005ae5 	.word	0x08005ae5
 80059b8:	08005ae5 	.word	0x08005ae5
 80059bc:	08005a21 	.word	0x08005a21
 80059c0:	08005ae5 	.word	0x08005ae5
 80059c4:	08005ae5 	.word	0x08005ae5
 80059c8:	08005ae5 	.word	0x08005ae5
 80059cc:	08005a63 	.word	0x08005a63
 80059d0:	08005ae5 	.word	0x08005ae5
 80059d4:	08005ae5 	.word	0x08005ae5
 80059d8:	08005ae5 	.word	0x08005ae5
 80059dc:	08005aa3 	.word	0x08005aa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 fa08 	bl	8005dfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0208 	orr.w	r2, r2, #8
 80059fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0204 	bic.w	r2, r2, #4
 8005a0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6999      	ldr	r1, [r3, #24]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	691a      	ldr	r2, [r3, #16]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	619a      	str	r2, [r3, #24]
      break;
 8005a1e:	e064      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68b9      	ldr	r1, [r7, #8]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fa4e 	bl	8005ec8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699a      	ldr	r2, [r3, #24]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	699a      	ldr	r2, [r3, #24]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6999      	ldr	r1, [r3, #24]
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	021a      	lsls	r2, r3, #8
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	619a      	str	r2, [r3, #24]
      break;
 8005a60:	e043      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68b9      	ldr	r1, [r7, #8]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fa99 	bl	8005fa0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f042 0208 	orr.w	r2, r2, #8
 8005a7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0204 	bic.w	r2, r2, #4
 8005a8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69d9      	ldr	r1, [r3, #28]
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	691a      	ldr	r2, [r3, #16]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	61da      	str	r2, [r3, #28]
      break;
 8005aa0:	e023      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f000 fae3 	bl	8006074 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69da      	ldr	r2, [r3, #28]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005abc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69da      	ldr	r2, [r3, #28]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005acc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	69d9      	ldr	r1, [r3, #28]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	021a      	lsls	r2, r3, #8
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	61da      	str	r2, [r3, #28]
      break;
 8005ae2:	e002      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ae8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIM_ConfigClockSource+0x1c>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e0b4      	b.n	8005c82 <HAL_TIM_ConfigClockSource+0x186>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b50:	d03e      	beq.n	8005bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8005b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b56:	f200 8087 	bhi.w	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5e:	f000 8086 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x172>
 8005b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b66:	d87f      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b68:	2b70      	cmp	r3, #112	@ 0x70
 8005b6a:	d01a      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8005b6c:	2b70      	cmp	r3, #112	@ 0x70
 8005b6e:	d87b      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b70:	2b60      	cmp	r3, #96	@ 0x60
 8005b72:	d050      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x11a>
 8005b74:	2b60      	cmp	r3, #96	@ 0x60
 8005b76:	d877      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b78:	2b50      	cmp	r3, #80	@ 0x50
 8005b7a:	d03c      	beq.n	8005bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8005b7c:	2b50      	cmp	r3, #80	@ 0x50
 8005b7e:	d873      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b80:	2b40      	cmp	r3, #64	@ 0x40
 8005b82:	d058      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x13a>
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d86f      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b88:	2b30      	cmp	r3, #48	@ 0x30
 8005b8a:	d064      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b8c:	2b30      	cmp	r3, #48	@ 0x30
 8005b8e:	d86b      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d060      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	d867      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d05c      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b9c:	2b10      	cmp	r3, #16
 8005b9e:	d05a      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005ba0:	e062      	b.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bb2:	f000 fb29 	bl	8006208 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	609a      	str	r2, [r3, #8]
      break;
 8005bce:	e04f      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005be0:	f000 fb12 	bl	8006208 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bf2:	609a      	str	r2, [r3, #8]
      break;
 8005bf4:	e03c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c02:	461a      	mov	r2, r3
 8005c04:	f000 fa86 	bl	8006114 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2150      	movs	r1, #80	@ 0x50
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 fadf 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005c14:	e02c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c22:	461a      	mov	r2, r3
 8005c24:	f000 faa5 	bl	8006172 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2160      	movs	r1, #96	@ 0x60
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 facf 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005c34:	e01c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c42:	461a      	mov	r2, r3
 8005c44:	f000 fa66 	bl	8006114 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2140      	movs	r1, #64	@ 0x40
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f000 fabf 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005c54:	e00c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4619      	mov	r1, r3
 8005c60:	4610      	mov	r0, r2
 8005c62:	f000 fab6 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005c66:	e003      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c6c:	e000      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b083      	sub	sp, #12
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b083      	sub	sp, #12
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b083      	sub	sp, #12
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
	...

08005cf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a37      	ldr	r2, [pc, #220]	@ (8005de0 <TIM_Base_SetConfig+0xf0>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00f      	beq.n	8005d28 <TIM_Base_SetConfig+0x38>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0e:	d00b      	beq.n	8005d28 <TIM_Base_SetConfig+0x38>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a34      	ldr	r2, [pc, #208]	@ (8005de4 <TIM_Base_SetConfig+0xf4>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d007      	beq.n	8005d28 <TIM_Base_SetConfig+0x38>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a33      	ldr	r2, [pc, #204]	@ (8005de8 <TIM_Base_SetConfig+0xf8>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d003      	beq.n	8005d28 <TIM_Base_SetConfig+0x38>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a32      	ldr	r2, [pc, #200]	@ (8005dec <TIM_Base_SetConfig+0xfc>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d108      	bne.n	8005d3a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a28      	ldr	r2, [pc, #160]	@ (8005de0 <TIM_Base_SetConfig+0xf0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d01b      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d48:	d017      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a25      	ldr	r2, [pc, #148]	@ (8005de4 <TIM_Base_SetConfig+0xf4>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d013      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a24      	ldr	r2, [pc, #144]	@ (8005de8 <TIM_Base_SetConfig+0xf8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00f      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a23      	ldr	r2, [pc, #140]	@ (8005dec <TIM_Base_SetConfig+0xfc>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d00b      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a22      	ldr	r2, [pc, #136]	@ (8005df0 <TIM_Base_SetConfig+0x100>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d007      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a21      	ldr	r2, [pc, #132]	@ (8005df4 <TIM_Base_SetConfig+0x104>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d003      	beq.n	8005d7a <TIM_Base_SetConfig+0x8a>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a20      	ldr	r2, [pc, #128]	@ (8005df8 <TIM_Base_SetConfig+0x108>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d108      	bne.n	8005d8c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	689a      	ldr	r2, [r3, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a0c      	ldr	r2, [pc, #48]	@ (8005de0 <TIM_Base_SetConfig+0xf0>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d103      	bne.n	8005dba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	691a      	ldr	r2, [r3, #16]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f043 0204 	orr.w	r2, r3, #4
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	601a      	str	r2, [r3, #0]
}
 8005dd2:	bf00      	nop
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40010000 	.word	0x40010000
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	40014000 	.word	0x40014000
 8005df4:	40014400 	.word	0x40014400
 8005df8:	40014800 	.word	0x40014800

08005dfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f023 0201 	bic.w	r2, r3, #1
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f023 0303 	bic.w	r3, r3, #3
 8005e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f023 0302 	bic.w	r3, r3, #2
 8005e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec4 <TIM_OC1_SetConfig+0xc8>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d10c      	bne.n	8005e72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 0308 	bic.w	r3, r3, #8
 8005e5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f023 0304 	bic.w	r3, r3, #4
 8005e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a13      	ldr	r2, [pc, #76]	@ (8005ec4 <TIM_OC1_SetConfig+0xc8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d111      	bne.n	8005e9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	621a      	str	r2, [r3, #32]
}
 8005eb8:	bf00      	nop
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	40010000 	.word	0x40010000

08005ec8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a1b      	ldr	r3, [r3, #32]
 8005ed6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	f023 0210 	bic.w	r2, r3, #16
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	021b      	lsls	r3, r3, #8
 8005f06:	68fa      	ldr	r2, [r7, #12]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f023 0320 	bic.w	r3, r3, #32
 8005f12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	011b      	lsls	r3, r3, #4
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a1e      	ldr	r2, [pc, #120]	@ (8005f9c <TIM_OC2_SetConfig+0xd4>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d10d      	bne.n	8005f44 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	011b      	lsls	r3, r3, #4
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a15      	ldr	r2, [pc, #84]	@ (8005f9c <TIM_OC2_SetConfig+0xd4>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d113      	bne.n	8005f74 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40010000 	.word	0x40010000

08005fa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f023 0303 	bic.w	r3, r3, #3
 8005fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8006070 <TIM_OC3_SetConfig+0xd0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d10d      	bne.n	800601a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006004:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	021b      	lsls	r3, r3, #8
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	4313      	orrs	r3, r2
 8006010:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006018:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a14      	ldr	r2, [pc, #80]	@ (8006070 <TIM_OC3_SetConfig+0xd0>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d113      	bne.n	800604a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006028:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006030:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	011b      	lsls	r3, r3, #4
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	4313      	orrs	r3, r2
 800603c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40010000 	.word	0x40010000

08006074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a1b      	ldr	r3, [r3, #32]
 8006088:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	021b      	lsls	r3, r3, #8
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	031b      	lsls	r3, r3, #12
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a10      	ldr	r2, [pc, #64]	@ (8006110 <TIM_OC4_SetConfig+0x9c>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d109      	bne.n	80060e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	019b      	lsls	r3, r3, #6
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	621a      	str	r2, [r3, #32]
}
 8006102:	bf00      	nop
 8006104:	371c      	adds	r7, #28
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	40010000 	.word	0x40010000

08006114 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006114:	b480      	push	{r7}
 8006116:	b087      	sub	sp, #28
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	f023 0201 	bic.w	r2, r3, #1
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	4313      	orrs	r3, r2
 8006148:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f023 030a 	bic.w	r3, r3, #10
 8006150:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	621a      	str	r2, [r3, #32]
}
 8006166:	bf00      	nop
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006172:	b480      	push	{r7}
 8006174:	b087      	sub	sp, #28
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6a1b      	ldr	r3, [r3, #32]
 8006188:	f023 0210 	bic.w	r2, r3, #16
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800619c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	031b      	lsls	r3, r3, #12
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b085      	sub	sp, #20
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	f043 0307 	orr.w	r3, r3, #7
 80061f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	609a      	str	r2, [r3, #8]
}
 80061fc:	bf00      	nop
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
 8006214:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006222:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	021a      	lsls	r2, r3, #8
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	431a      	orrs	r2, r3
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4313      	orrs	r3, r2
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	609a      	str	r2, [r3, #8]
}
 800623c:	bf00      	nop
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f003 031f 	and.w	r3, r3, #31
 800625a:	2201      	movs	r2, #1
 800625c:	fa02 f303 	lsl.w	r3, r2, r3
 8006260:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6a1a      	ldr	r2, [r3, #32]
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	43db      	mvns	r3, r3
 800626a:	401a      	ands	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1a      	ldr	r2, [r3, #32]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f003 031f 	and.w	r3, r3, #31
 800627a:	6879      	ldr	r1, [r7, #4]
 800627c:	fa01 f303 	lsl.w	r3, r1, r3
 8006280:	431a      	orrs	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	621a      	str	r2, [r3, #32]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
	...

08006294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e050      	b.n	800634e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4313      	orrs	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	@ (800635c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d018      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f8:	d013      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a18      	ldr	r2, [pc, #96]	@ (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00e      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a16      	ldr	r2, [pc, #88]	@ (8006364 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d009      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a15      	ldr	r2, [pc, #84]	@ (8006368 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a13      	ldr	r2, [pc, #76]	@ (800636c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d10c      	bne.n	800633c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006328:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	4313      	orrs	r3, r2
 8006332:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40000400 	.word	0x40000400
 8006364:	40000800 	.word	0x40000800
 8006368:	40000c00 	.word	0x40000c00
 800636c:	40014000 	.word	0x40014000

08006370 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006384:	2b01      	cmp	r3, #1
 8006386:	d101      	bne.n	800638c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006388:	2302      	movs	r3, #2
 800638a:	e03d      	b.n	8006408 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800641c:	bf00      	nop
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <siprintf>:
 800643c:	b40e      	push	{r1, r2, r3}
 800643e:	b510      	push	{r4, lr}
 8006440:	b09d      	sub	sp, #116	@ 0x74
 8006442:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006444:	9002      	str	r0, [sp, #8]
 8006446:	9006      	str	r0, [sp, #24]
 8006448:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800644c:	480a      	ldr	r0, [pc, #40]	@ (8006478 <siprintf+0x3c>)
 800644e:	9107      	str	r1, [sp, #28]
 8006450:	9104      	str	r1, [sp, #16]
 8006452:	490a      	ldr	r1, [pc, #40]	@ (800647c <siprintf+0x40>)
 8006454:	f853 2b04 	ldr.w	r2, [r3], #4
 8006458:	9105      	str	r1, [sp, #20]
 800645a:	2400      	movs	r4, #0
 800645c:	a902      	add	r1, sp, #8
 800645e:	6800      	ldr	r0, [r0, #0]
 8006460:	9301      	str	r3, [sp, #4]
 8006462:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006464:	f000 f89c 	bl	80065a0 <_svfiprintf_r>
 8006468:	9b02      	ldr	r3, [sp, #8]
 800646a:	701c      	strb	r4, [r3, #0]
 800646c:	b01d      	add	sp, #116	@ 0x74
 800646e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006472:	b003      	add	sp, #12
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	20000260 	.word	0x20000260
 800647c:	ffff0208 	.word	0xffff0208

08006480 <memset>:
 8006480:	4402      	add	r2, r0
 8006482:	4603      	mov	r3, r0
 8006484:	4293      	cmp	r3, r2
 8006486:	d100      	bne.n	800648a <memset+0xa>
 8006488:	4770      	bx	lr
 800648a:	f803 1b01 	strb.w	r1, [r3], #1
 800648e:	e7f9      	b.n	8006484 <memset+0x4>

08006490 <__errno>:
 8006490:	4b01      	ldr	r3, [pc, #4]	@ (8006498 <__errno+0x8>)
 8006492:	6818      	ldr	r0, [r3, #0]
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	20000260 	.word	0x20000260

0800649c <__libc_init_array>:
 800649c:	b570      	push	{r4, r5, r6, lr}
 800649e:	4d0d      	ldr	r5, [pc, #52]	@ (80064d4 <__libc_init_array+0x38>)
 80064a0:	4c0d      	ldr	r4, [pc, #52]	@ (80064d8 <__libc_init_array+0x3c>)
 80064a2:	1b64      	subs	r4, r4, r5
 80064a4:	10a4      	asrs	r4, r4, #2
 80064a6:	2600      	movs	r6, #0
 80064a8:	42a6      	cmp	r6, r4
 80064aa:	d109      	bne.n	80064c0 <__libc_init_array+0x24>
 80064ac:	4d0b      	ldr	r5, [pc, #44]	@ (80064dc <__libc_init_array+0x40>)
 80064ae:	4c0c      	ldr	r4, [pc, #48]	@ (80064e0 <__libc_init_array+0x44>)
 80064b0:	f000 fc64 	bl	8006d7c <_init>
 80064b4:	1b64      	subs	r4, r4, r5
 80064b6:	10a4      	asrs	r4, r4, #2
 80064b8:	2600      	movs	r6, #0
 80064ba:	42a6      	cmp	r6, r4
 80064bc:	d105      	bne.n	80064ca <__libc_init_array+0x2e>
 80064be:	bd70      	pop	{r4, r5, r6, pc}
 80064c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c4:	4798      	blx	r3
 80064c6:	3601      	adds	r6, #1
 80064c8:	e7ee      	b.n	80064a8 <__libc_init_array+0xc>
 80064ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ce:	4798      	blx	r3
 80064d0:	3601      	adds	r6, #1
 80064d2:	e7f2      	b.n	80064ba <__libc_init_array+0x1e>
 80064d4:	0801ff9c 	.word	0x0801ff9c
 80064d8:	0801ff9c 	.word	0x0801ff9c
 80064dc:	0801ff9c 	.word	0x0801ff9c
 80064e0:	0801ffa0 	.word	0x0801ffa0

080064e4 <__retarget_lock_acquire_recursive>:
 80064e4:	4770      	bx	lr

080064e6 <__retarget_lock_release_recursive>:
 80064e6:	4770      	bx	lr

080064e8 <__ssputs_r>:
 80064e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064ec:	688e      	ldr	r6, [r1, #8]
 80064ee:	461f      	mov	r7, r3
 80064f0:	42be      	cmp	r6, r7
 80064f2:	680b      	ldr	r3, [r1, #0]
 80064f4:	4682      	mov	sl, r0
 80064f6:	460c      	mov	r4, r1
 80064f8:	4690      	mov	r8, r2
 80064fa:	d82d      	bhi.n	8006558 <__ssputs_r+0x70>
 80064fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006500:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006504:	d026      	beq.n	8006554 <__ssputs_r+0x6c>
 8006506:	6965      	ldr	r5, [r4, #20]
 8006508:	6909      	ldr	r1, [r1, #16]
 800650a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800650e:	eba3 0901 	sub.w	r9, r3, r1
 8006512:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006516:	1c7b      	adds	r3, r7, #1
 8006518:	444b      	add	r3, r9
 800651a:	106d      	asrs	r5, r5, #1
 800651c:	429d      	cmp	r5, r3
 800651e:	bf38      	it	cc
 8006520:	461d      	movcc	r5, r3
 8006522:	0553      	lsls	r3, r2, #21
 8006524:	d527      	bpl.n	8006576 <__ssputs_r+0x8e>
 8006526:	4629      	mov	r1, r5
 8006528:	f000 f958 	bl	80067dc <_malloc_r>
 800652c:	4606      	mov	r6, r0
 800652e:	b360      	cbz	r0, 800658a <__ssputs_r+0xa2>
 8006530:	6921      	ldr	r1, [r4, #16]
 8006532:	464a      	mov	r2, r9
 8006534:	f000 fbc2 	bl	8006cbc <memcpy>
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800653e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	6126      	str	r6, [r4, #16]
 8006546:	6165      	str	r5, [r4, #20]
 8006548:	444e      	add	r6, r9
 800654a:	eba5 0509 	sub.w	r5, r5, r9
 800654e:	6026      	str	r6, [r4, #0]
 8006550:	60a5      	str	r5, [r4, #8]
 8006552:	463e      	mov	r6, r7
 8006554:	42be      	cmp	r6, r7
 8006556:	d900      	bls.n	800655a <__ssputs_r+0x72>
 8006558:	463e      	mov	r6, r7
 800655a:	6820      	ldr	r0, [r4, #0]
 800655c:	4632      	mov	r2, r6
 800655e:	4641      	mov	r1, r8
 8006560:	f000 fb82 	bl	8006c68 <memmove>
 8006564:	68a3      	ldr	r3, [r4, #8]
 8006566:	1b9b      	subs	r3, r3, r6
 8006568:	60a3      	str	r3, [r4, #8]
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	4433      	add	r3, r6
 800656e:	6023      	str	r3, [r4, #0]
 8006570:	2000      	movs	r0, #0
 8006572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006576:	462a      	mov	r2, r5
 8006578:	f000 fb48 	bl	8006c0c <_realloc_r>
 800657c:	4606      	mov	r6, r0
 800657e:	2800      	cmp	r0, #0
 8006580:	d1e0      	bne.n	8006544 <__ssputs_r+0x5c>
 8006582:	6921      	ldr	r1, [r4, #16]
 8006584:	4650      	mov	r0, sl
 8006586:	f000 fba7 	bl	8006cd8 <_free_r>
 800658a:	230c      	movs	r3, #12
 800658c:	f8ca 3000 	str.w	r3, [sl]
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006596:	81a3      	strh	r3, [r4, #12]
 8006598:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800659c:	e7e9      	b.n	8006572 <__ssputs_r+0x8a>
	...

080065a0 <_svfiprintf_r>:
 80065a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065a4:	4698      	mov	r8, r3
 80065a6:	898b      	ldrh	r3, [r1, #12]
 80065a8:	061b      	lsls	r3, r3, #24
 80065aa:	b09d      	sub	sp, #116	@ 0x74
 80065ac:	4607      	mov	r7, r0
 80065ae:	460d      	mov	r5, r1
 80065b0:	4614      	mov	r4, r2
 80065b2:	d510      	bpl.n	80065d6 <_svfiprintf_r+0x36>
 80065b4:	690b      	ldr	r3, [r1, #16]
 80065b6:	b973      	cbnz	r3, 80065d6 <_svfiprintf_r+0x36>
 80065b8:	2140      	movs	r1, #64	@ 0x40
 80065ba:	f000 f90f 	bl	80067dc <_malloc_r>
 80065be:	6028      	str	r0, [r5, #0]
 80065c0:	6128      	str	r0, [r5, #16]
 80065c2:	b930      	cbnz	r0, 80065d2 <_svfiprintf_r+0x32>
 80065c4:	230c      	movs	r3, #12
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065cc:	b01d      	add	sp, #116	@ 0x74
 80065ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d2:	2340      	movs	r3, #64	@ 0x40
 80065d4:	616b      	str	r3, [r5, #20]
 80065d6:	2300      	movs	r3, #0
 80065d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80065da:	2320      	movs	r3, #32
 80065dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80065e4:	2330      	movs	r3, #48	@ 0x30
 80065e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006784 <_svfiprintf_r+0x1e4>
 80065ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065ee:	f04f 0901 	mov.w	r9, #1
 80065f2:	4623      	mov	r3, r4
 80065f4:	469a      	mov	sl, r3
 80065f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065fa:	b10a      	cbz	r2, 8006600 <_svfiprintf_r+0x60>
 80065fc:	2a25      	cmp	r2, #37	@ 0x25
 80065fe:	d1f9      	bne.n	80065f4 <_svfiprintf_r+0x54>
 8006600:	ebba 0b04 	subs.w	fp, sl, r4
 8006604:	d00b      	beq.n	800661e <_svfiprintf_r+0x7e>
 8006606:	465b      	mov	r3, fp
 8006608:	4622      	mov	r2, r4
 800660a:	4629      	mov	r1, r5
 800660c:	4638      	mov	r0, r7
 800660e:	f7ff ff6b 	bl	80064e8 <__ssputs_r>
 8006612:	3001      	adds	r0, #1
 8006614:	f000 80a7 	beq.w	8006766 <_svfiprintf_r+0x1c6>
 8006618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800661a:	445a      	add	r2, fp
 800661c:	9209      	str	r2, [sp, #36]	@ 0x24
 800661e:	f89a 3000 	ldrb.w	r3, [sl]
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 809f 	beq.w	8006766 <_svfiprintf_r+0x1c6>
 8006628:	2300      	movs	r3, #0
 800662a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800662e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006632:	f10a 0a01 	add.w	sl, sl, #1
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800663e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006640:	4654      	mov	r4, sl
 8006642:	2205      	movs	r2, #5
 8006644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006648:	484e      	ldr	r0, [pc, #312]	@ (8006784 <_svfiprintf_r+0x1e4>)
 800664a:	f7f9 fdc9 	bl	80001e0 <memchr>
 800664e:	9a04      	ldr	r2, [sp, #16]
 8006650:	b9d8      	cbnz	r0, 800668a <_svfiprintf_r+0xea>
 8006652:	06d0      	lsls	r0, r2, #27
 8006654:	bf44      	itt	mi
 8006656:	2320      	movmi	r3, #32
 8006658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800665c:	0711      	lsls	r1, r2, #28
 800665e:	bf44      	itt	mi
 8006660:	232b      	movmi	r3, #43	@ 0x2b
 8006662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006666:	f89a 3000 	ldrb.w	r3, [sl]
 800666a:	2b2a      	cmp	r3, #42	@ 0x2a
 800666c:	d015      	beq.n	800669a <_svfiprintf_r+0xfa>
 800666e:	9a07      	ldr	r2, [sp, #28]
 8006670:	4654      	mov	r4, sl
 8006672:	2000      	movs	r0, #0
 8006674:	f04f 0c0a 	mov.w	ip, #10
 8006678:	4621      	mov	r1, r4
 800667a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800667e:	3b30      	subs	r3, #48	@ 0x30
 8006680:	2b09      	cmp	r3, #9
 8006682:	d94b      	bls.n	800671c <_svfiprintf_r+0x17c>
 8006684:	b1b0      	cbz	r0, 80066b4 <_svfiprintf_r+0x114>
 8006686:	9207      	str	r2, [sp, #28]
 8006688:	e014      	b.n	80066b4 <_svfiprintf_r+0x114>
 800668a:	eba0 0308 	sub.w	r3, r0, r8
 800668e:	fa09 f303 	lsl.w	r3, r9, r3
 8006692:	4313      	orrs	r3, r2
 8006694:	9304      	str	r3, [sp, #16]
 8006696:	46a2      	mov	sl, r4
 8006698:	e7d2      	b.n	8006640 <_svfiprintf_r+0xa0>
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	9103      	str	r1, [sp, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	bfbb      	ittet	lt
 80066a6:	425b      	neglt	r3, r3
 80066a8:	f042 0202 	orrlt.w	r2, r2, #2
 80066ac:	9307      	strge	r3, [sp, #28]
 80066ae:	9307      	strlt	r3, [sp, #28]
 80066b0:	bfb8      	it	lt
 80066b2:	9204      	strlt	r2, [sp, #16]
 80066b4:	7823      	ldrb	r3, [r4, #0]
 80066b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80066b8:	d10a      	bne.n	80066d0 <_svfiprintf_r+0x130>
 80066ba:	7863      	ldrb	r3, [r4, #1]
 80066bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80066be:	d132      	bne.n	8006726 <_svfiprintf_r+0x186>
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	1d1a      	adds	r2, r3, #4
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	9203      	str	r2, [sp, #12]
 80066c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066cc:	3402      	adds	r4, #2
 80066ce:	9305      	str	r3, [sp, #20]
 80066d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006794 <_svfiprintf_r+0x1f4>
 80066d4:	7821      	ldrb	r1, [r4, #0]
 80066d6:	2203      	movs	r2, #3
 80066d8:	4650      	mov	r0, sl
 80066da:	f7f9 fd81 	bl	80001e0 <memchr>
 80066de:	b138      	cbz	r0, 80066f0 <_svfiprintf_r+0x150>
 80066e0:	9b04      	ldr	r3, [sp, #16]
 80066e2:	eba0 000a 	sub.w	r0, r0, sl
 80066e6:	2240      	movs	r2, #64	@ 0x40
 80066e8:	4082      	lsls	r2, r0
 80066ea:	4313      	orrs	r3, r2
 80066ec:	3401      	adds	r4, #1
 80066ee:	9304      	str	r3, [sp, #16]
 80066f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066f4:	4824      	ldr	r0, [pc, #144]	@ (8006788 <_svfiprintf_r+0x1e8>)
 80066f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066fa:	2206      	movs	r2, #6
 80066fc:	f7f9 fd70 	bl	80001e0 <memchr>
 8006700:	2800      	cmp	r0, #0
 8006702:	d036      	beq.n	8006772 <_svfiprintf_r+0x1d2>
 8006704:	4b21      	ldr	r3, [pc, #132]	@ (800678c <_svfiprintf_r+0x1ec>)
 8006706:	bb1b      	cbnz	r3, 8006750 <_svfiprintf_r+0x1b0>
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	3307      	adds	r3, #7
 800670c:	f023 0307 	bic.w	r3, r3, #7
 8006710:	3308      	adds	r3, #8
 8006712:	9303      	str	r3, [sp, #12]
 8006714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006716:	4433      	add	r3, r6
 8006718:	9309      	str	r3, [sp, #36]	@ 0x24
 800671a:	e76a      	b.n	80065f2 <_svfiprintf_r+0x52>
 800671c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006720:	460c      	mov	r4, r1
 8006722:	2001      	movs	r0, #1
 8006724:	e7a8      	b.n	8006678 <_svfiprintf_r+0xd8>
 8006726:	2300      	movs	r3, #0
 8006728:	3401      	adds	r4, #1
 800672a:	9305      	str	r3, [sp, #20]
 800672c:	4619      	mov	r1, r3
 800672e:	f04f 0c0a 	mov.w	ip, #10
 8006732:	4620      	mov	r0, r4
 8006734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006738:	3a30      	subs	r2, #48	@ 0x30
 800673a:	2a09      	cmp	r2, #9
 800673c:	d903      	bls.n	8006746 <_svfiprintf_r+0x1a6>
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0c6      	beq.n	80066d0 <_svfiprintf_r+0x130>
 8006742:	9105      	str	r1, [sp, #20]
 8006744:	e7c4      	b.n	80066d0 <_svfiprintf_r+0x130>
 8006746:	fb0c 2101 	mla	r1, ip, r1, r2
 800674a:	4604      	mov	r4, r0
 800674c:	2301      	movs	r3, #1
 800674e:	e7f0      	b.n	8006732 <_svfiprintf_r+0x192>
 8006750:	ab03      	add	r3, sp, #12
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	462a      	mov	r2, r5
 8006756:	4b0e      	ldr	r3, [pc, #56]	@ (8006790 <_svfiprintf_r+0x1f0>)
 8006758:	a904      	add	r1, sp, #16
 800675a:	4638      	mov	r0, r7
 800675c:	f3af 8000 	nop.w
 8006760:	1c42      	adds	r2, r0, #1
 8006762:	4606      	mov	r6, r0
 8006764:	d1d6      	bne.n	8006714 <_svfiprintf_r+0x174>
 8006766:	89ab      	ldrh	r3, [r5, #12]
 8006768:	065b      	lsls	r3, r3, #25
 800676a:	f53f af2d 	bmi.w	80065c8 <_svfiprintf_r+0x28>
 800676e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006770:	e72c      	b.n	80065cc <_svfiprintf_r+0x2c>
 8006772:	ab03      	add	r3, sp, #12
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	462a      	mov	r2, r5
 8006778:	4b05      	ldr	r3, [pc, #20]	@ (8006790 <_svfiprintf_r+0x1f0>)
 800677a:	a904      	add	r1, sp, #16
 800677c:	4638      	mov	r0, r7
 800677e:	f000 f91b 	bl	80069b8 <_printf_i>
 8006782:	e7ed      	b.n	8006760 <_svfiprintf_r+0x1c0>
 8006784:	0801ff60 	.word	0x0801ff60
 8006788:	0801ff6a 	.word	0x0801ff6a
 800678c:	00000000 	.word	0x00000000
 8006790:	080064e9 	.word	0x080064e9
 8006794:	0801ff66 	.word	0x0801ff66

08006798 <sbrk_aligned>:
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	4e0f      	ldr	r6, [pc, #60]	@ (80067d8 <sbrk_aligned+0x40>)
 800679c:	460c      	mov	r4, r1
 800679e:	6831      	ldr	r1, [r6, #0]
 80067a0:	4605      	mov	r5, r0
 80067a2:	b911      	cbnz	r1, 80067aa <sbrk_aligned+0x12>
 80067a4:	f000 fa7a 	bl	8006c9c <_sbrk_r>
 80067a8:	6030      	str	r0, [r6, #0]
 80067aa:	4621      	mov	r1, r4
 80067ac:	4628      	mov	r0, r5
 80067ae:	f000 fa75 	bl	8006c9c <_sbrk_r>
 80067b2:	1c43      	adds	r3, r0, #1
 80067b4:	d103      	bne.n	80067be <sbrk_aligned+0x26>
 80067b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80067ba:	4620      	mov	r0, r4
 80067bc:	bd70      	pop	{r4, r5, r6, pc}
 80067be:	1cc4      	adds	r4, r0, #3
 80067c0:	f024 0403 	bic.w	r4, r4, #3
 80067c4:	42a0      	cmp	r0, r4
 80067c6:	d0f8      	beq.n	80067ba <sbrk_aligned+0x22>
 80067c8:	1a21      	subs	r1, r4, r0
 80067ca:	4628      	mov	r0, r5
 80067cc:	f000 fa66 	bl	8006c9c <_sbrk_r>
 80067d0:	3001      	adds	r0, #1
 80067d2:	d1f2      	bne.n	80067ba <sbrk_aligned+0x22>
 80067d4:	e7ef      	b.n	80067b6 <sbrk_aligned+0x1e>
 80067d6:	bf00      	nop
 80067d8:	200006e0 	.word	0x200006e0

080067dc <_malloc_r>:
 80067dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e0:	1ccd      	adds	r5, r1, #3
 80067e2:	f025 0503 	bic.w	r5, r5, #3
 80067e6:	3508      	adds	r5, #8
 80067e8:	2d0c      	cmp	r5, #12
 80067ea:	bf38      	it	cc
 80067ec:	250c      	movcc	r5, #12
 80067ee:	2d00      	cmp	r5, #0
 80067f0:	4606      	mov	r6, r0
 80067f2:	db01      	blt.n	80067f8 <_malloc_r+0x1c>
 80067f4:	42a9      	cmp	r1, r5
 80067f6:	d904      	bls.n	8006802 <_malloc_r+0x26>
 80067f8:	230c      	movs	r3, #12
 80067fa:	6033      	str	r3, [r6, #0]
 80067fc:	2000      	movs	r0, #0
 80067fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068d8 <_malloc_r+0xfc>
 8006806:	f000 f9f5 	bl	8006bf4 <__malloc_lock>
 800680a:	f8d8 3000 	ldr.w	r3, [r8]
 800680e:	461c      	mov	r4, r3
 8006810:	bb44      	cbnz	r4, 8006864 <_malloc_r+0x88>
 8006812:	4629      	mov	r1, r5
 8006814:	4630      	mov	r0, r6
 8006816:	f7ff ffbf 	bl	8006798 <sbrk_aligned>
 800681a:	1c43      	adds	r3, r0, #1
 800681c:	4604      	mov	r4, r0
 800681e:	d158      	bne.n	80068d2 <_malloc_r+0xf6>
 8006820:	f8d8 4000 	ldr.w	r4, [r8]
 8006824:	4627      	mov	r7, r4
 8006826:	2f00      	cmp	r7, #0
 8006828:	d143      	bne.n	80068b2 <_malloc_r+0xd6>
 800682a:	2c00      	cmp	r4, #0
 800682c:	d04b      	beq.n	80068c6 <_malloc_r+0xea>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	4639      	mov	r1, r7
 8006832:	4630      	mov	r0, r6
 8006834:	eb04 0903 	add.w	r9, r4, r3
 8006838:	f000 fa30 	bl	8006c9c <_sbrk_r>
 800683c:	4581      	cmp	r9, r0
 800683e:	d142      	bne.n	80068c6 <_malloc_r+0xea>
 8006840:	6821      	ldr	r1, [r4, #0]
 8006842:	1a6d      	subs	r5, r5, r1
 8006844:	4629      	mov	r1, r5
 8006846:	4630      	mov	r0, r6
 8006848:	f7ff ffa6 	bl	8006798 <sbrk_aligned>
 800684c:	3001      	adds	r0, #1
 800684e:	d03a      	beq.n	80068c6 <_malloc_r+0xea>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	442b      	add	r3, r5
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	f8d8 3000 	ldr.w	r3, [r8]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	bb62      	cbnz	r2, 80068b8 <_malloc_r+0xdc>
 800685e:	f8c8 7000 	str.w	r7, [r8]
 8006862:	e00f      	b.n	8006884 <_malloc_r+0xa8>
 8006864:	6822      	ldr	r2, [r4, #0]
 8006866:	1b52      	subs	r2, r2, r5
 8006868:	d420      	bmi.n	80068ac <_malloc_r+0xd0>
 800686a:	2a0b      	cmp	r2, #11
 800686c:	d917      	bls.n	800689e <_malloc_r+0xc2>
 800686e:	1961      	adds	r1, r4, r5
 8006870:	42a3      	cmp	r3, r4
 8006872:	6025      	str	r5, [r4, #0]
 8006874:	bf18      	it	ne
 8006876:	6059      	strne	r1, [r3, #4]
 8006878:	6863      	ldr	r3, [r4, #4]
 800687a:	bf08      	it	eq
 800687c:	f8c8 1000 	streq.w	r1, [r8]
 8006880:	5162      	str	r2, [r4, r5]
 8006882:	604b      	str	r3, [r1, #4]
 8006884:	4630      	mov	r0, r6
 8006886:	f000 f9bb 	bl	8006c00 <__malloc_unlock>
 800688a:	f104 000b 	add.w	r0, r4, #11
 800688e:	1d23      	adds	r3, r4, #4
 8006890:	f020 0007 	bic.w	r0, r0, #7
 8006894:	1ac2      	subs	r2, r0, r3
 8006896:	bf1c      	itt	ne
 8006898:	1a1b      	subne	r3, r3, r0
 800689a:	50a3      	strne	r3, [r4, r2]
 800689c:	e7af      	b.n	80067fe <_malloc_r+0x22>
 800689e:	6862      	ldr	r2, [r4, #4]
 80068a0:	42a3      	cmp	r3, r4
 80068a2:	bf0c      	ite	eq
 80068a4:	f8c8 2000 	streq.w	r2, [r8]
 80068a8:	605a      	strne	r2, [r3, #4]
 80068aa:	e7eb      	b.n	8006884 <_malloc_r+0xa8>
 80068ac:	4623      	mov	r3, r4
 80068ae:	6864      	ldr	r4, [r4, #4]
 80068b0:	e7ae      	b.n	8006810 <_malloc_r+0x34>
 80068b2:	463c      	mov	r4, r7
 80068b4:	687f      	ldr	r7, [r7, #4]
 80068b6:	e7b6      	b.n	8006826 <_malloc_r+0x4a>
 80068b8:	461a      	mov	r2, r3
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	42a3      	cmp	r3, r4
 80068be:	d1fb      	bne.n	80068b8 <_malloc_r+0xdc>
 80068c0:	2300      	movs	r3, #0
 80068c2:	6053      	str	r3, [r2, #4]
 80068c4:	e7de      	b.n	8006884 <_malloc_r+0xa8>
 80068c6:	230c      	movs	r3, #12
 80068c8:	6033      	str	r3, [r6, #0]
 80068ca:	4630      	mov	r0, r6
 80068cc:	f000 f998 	bl	8006c00 <__malloc_unlock>
 80068d0:	e794      	b.n	80067fc <_malloc_r+0x20>
 80068d2:	6005      	str	r5, [r0, #0]
 80068d4:	e7d6      	b.n	8006884 <_malloc_r+0xa8>
 80068d6:	bf00      	nop
 80068d8:	200006e4 	.word	0x200006e4

080068dc <_printf_common>:
 80068dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068e0:	4616      	mov	r6, r2
 80068e2:	4698      	mov	r8, r3
 80068e4:	688a      	ldr	r2, [r1, #8]
 80068e6:	690b      	ldr	r3, [r1, #16]
 80068e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068ec:	4293      	cmp	r3, r2
 80068ee:	bfb8      	it	lt
 80068f0:	4613      	movlt	r3, r2
 80068f2:	6033      	str	r3, [r6, #0]
 80068f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068f8:	4607      	mov	r7, r0
 80068fa:	460c      	mov	r4, r1
 80068fc:	b10a      	cbz	r2, 8006902 <_printf_common+0x26>
 80068fe:	3301      	adds	r3, #1
 8006900:	6033      	str	r3, [r6, #0]
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	0699      	lsls	r1, r3, #26
 8006906:	bf42      	ittt	mi
 8006908:	6833      	ldrmi	r3, [r6, #0]
 800690a:	3302      	addmi	r3, #2
 800690c:	6033      	strmi	r3, [r6, #0]
 800690e:	6825      	ldr	r5, [r4, #0]
 8006910:	f015 0506 	ands.w	r5, r5, #6
 8006914:	d106      	bne.n	8006924 <_printf_common+0x48>
 8006916:	f104 0a19 	add.w	sl, r4, #25
 800691a:	68e3      	ldr	r3, [r4, #12]
 800691c:	6832      	ldr	r2, [r6, #0]
 800691e:	1a9b      	subs	r3, r3, r2
 8006920:	42ab      	cmp	r3, r5
 8006922:	dc26      	bgt.n	8006972 <_printf_common+0x96>
 8006924:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006928:	6822      	ldr	r2, [r4, #0]
 800692a:	3b00      	subs	r3, #0
 800692c:	bf18      	it	ne
 800692e:	2301      	movne	r3, #1
 8006930:	0692      	lsls	r2, r2, #26
 8006932:	d42b      	bmi.n	800698c <_printf_common+0xb0>
 8006934:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006938:	4641      	mov	r1, r8
 800693a:	4638      	mov	r0, r7
 800693c:	47c8      	blx	r9
 800693e:	3001      	adds	r0, #1
 8006940:	d01e      	beq.n	8006980 <_printf_common+0xa4>
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	6922      	ldr	r2, [r4, #16]
 8006946:	f003 0306 	and.w	r3, r3, #6
 800694a:	2b04      	cmp	r3, #4
 800694c:	bf02      	ittt	eq
 800694e:	68e5      	ldreq	r5, [r4, #12]
 8006950:	6833      	ldreq	r3, [r6, #0]
 8006952:	1aed      	subeq	r5, r5, r3
 8006954:	68a3      	ldr	r3, [r4, #8]
 8006956:	bf0c      	ite	eq
 8006958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800695c:	2500      	movne	r5, #0
 800695e:	4293      	cmp	r3, r2
 8006960:	bfc4      	itt	gt
 8006962:	1a9b      	subgt	r3, r3, r2
 8006964:	18ed      	addgt	r5, r5, r3
 8006966:	2600      	movs	r6, #0
 8006968:	341a      	adds	r4, #26
 800696a:	42b5      	cmp	r5, r6
 800696c:	d11a      	bne.n	80069a4 <_printf_common+0xc8>
 800696e:	2000      	movs	r0, #0
 8006970:	e008      	b.n	8006984 <_printf_common+0xa8>
 8006972:	2301      	movs	r3, #1
 8006974:	4652      	mov	r2, sl
 8006976:	4641      	mov	r1, r8
 8006978:	4638      	mov	r0, r7
 800697a:	47c8      	blx	r9
 800697c:	3001      	adds	r0, #1
 800697e:	d103      	bne.n	8006988 <_printf_common+0xac>
 8006980:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006988:	3501      	adds	r5, #1
 800698a:	e7c6      	b.n	800691a <_printf_common+0x3e>
 800698c:	18e1      	adds	r1, r4, r3
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	2030      	movs	r0, #48	@ 0x30
 8006992:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006996:	4422      	add	r2, r4
 8006998:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800699c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069a0:	3302      	adds	r3, #2
 80069a2:	e7c7      	b.n	8006934 <_printf_common+0x58>
 80069a4:	2301      	movs	r3, #1
 80069a6:	4622      	mov	r2, r4
 80069a8:	4641      	mov	r1, r8
 80069aa:	4638      	mov	r0, r7
 80069ac:	47c8      	blx	r9
 80069ae:	3001      	adds	r0, #1
 80069b0:	d0e6      	beq.n	8006980 <_printf_common+0xa4>
 80069b2:	3601      	adds	r6, #1
 80069b4:	e7d9      	b.n	800696a <_printf_common+0x8e>
	...

080069b8 <_printf_i>:
 80069b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069bc:	7e0f      	ldrb	r7, [r1, #24]
 80069be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80069c0:	2f78      	cmp	r7, #120	@ 0x78
 80069c2:	4691      	mov	r9, r2
 80069c4:	4680      	mov	r8, r0
 80069c6:	460c      	mov	r4, r1
 80069c8:	469a      	mov	sl, r3
 80069ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80069ce:	d807      	bhi.n	80069e0 <_printf_i+0x28>
 80069d0:	2f62      	cmp	r7, #98	@ 0x62
 80069d2:	d80a      	bhi.n	80069ea <_printf_i+0x32>
 80069d4:	2f00      	cmp	r7, #0
 80069d6:	f000 80d1 	beq.w	8006b7c <_printf_i+0x1c4>
 80069da:	2f58      	cmp	r7, #88	@ 0x58
 80069dc:	f000 80b8 	beq.w	8006b50 <_printf_i+0x198>
 80069e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80069e8:	e03a      	b.n	8006a60 <_printf_i+0xa8>
 80069ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80069ee:	2b15      	cmp	r3, #21
 80069f0:	d8f6      	bhi.n	80069e0 <_printf_i+0x28>
 80069f2:	a101      	add	r1, pc, #4	@ (adr r1, 80069f8 <_printf_i+0x40>)
 80069f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069f8:	08006a51 	.word	0x08006a51
 80069fc:	08006a65 	.word	0x08006a65
 8006a00:	080069e1 	.word	0x080069e1
 8006a04:	080069e1 	.word	0x080069e1
 8006a08:	080069e1 	.word	0x080069e1
 8006a0c:	080069e1 	.word	0x080069e1
 8006a10:	08006a65 	.word	0x08006a65
 8006a14:	080069e1 	.word	0x080069e1
 8006a18:	080069e1 	.word	0x080069e1
 8006a1c:	080069e1 	.word	0x080069e1
 8006a20:	080069e1 	.word	0x080069e1
 8006a24:	08006b63 	.word	0x08006b63
 8006a28:	08006a8f 	.word	0x08006a8f
 8006a2c:	08006b1d 	.word	0x08006b1d
 8006a30:	080069e1 	.word	0x080069e1
 8006a34:	080069e1 	.word	0x080069e1
 8006a38:	08006b85 	.word	0x08006b85
 8006a3c:	080069e1 	.word	0x080069e1
 8006a40:	08006a8f 	.word	0x08006a8f
 8006a44:	080069e1 	.word	0x080069e1
 8006a48:	080069e1 	.word	0x080069e1
 8006a4c:	08006b25 	.word	0x08006b25
 8006a50:	6833      	ldr	r3, [r6, #0]
 8006a52:	1d1a      	adds	r2, r3, #4
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	6032      	str	r2, [r6, #0]
 8006a58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a60:	2301      	movs	r3, #1
 8006a62:	e09c      	b.n	8006b9e <_printf_i+0x1e6>
 8006a64:	6833      	ldr	r3, [r6, #0]
 8006a66:	6820      	ldr	r0, [r4, #0]
 8006a68:	1d19      	adds	r1, r3, #4
 8006a6a:	6031      	str	r1, [r6, #0]
 8006a6c:	0606      	lsls	r6, r0, #24
 8006a6e:	d501      	bpl.n	8006a74 <_printf_i+0xbc>
 8006a70:	681d      	ldr	r5, [r3, #0]
 8006a72:	e003      	b.n	8006a7c <_printf_i+0xc4>
 8006a74:	0645      	lsls	r5, r0, #25
 8006a76:	d5fb      	bpl.n	8006a70 <_printf_i+0xb8>
 8006a78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a7c:	2d00      	cmp	r5, #0
 8006a7e:	da03      	bge.n	8006a88 <_printf_i+0xd0>
 8006a80:	232d      	movs	r3, #45	@ 0x2d
 8006a82:	426d      	negs	r5, r5
 8006a84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a88:	4858      	ldr	r0, [pc, #352]	@ (8006bec <_printf_i+0x234>)
 8006a8a:	230a      	movs	r3, #10
 8006a8c:	e011      	b.n	8006ab2 <_printf_i+0xfa>
 8006a8e:	6821      	ldr	r1, [r4, #0]
 8006a90:	6833      	ldr	r3, [r6, #0]
 8006a92:	0608      	lsls	r0, r1, #24
 8006a94:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a98:	d402      	bmi.n	8006aa0 <_printf_i+0xe8>
 8006a9a:	0649      	lsls	r1, r1, #25
 8006a9c:	bf48      	it	mi
 8006a9e:	b2ad      	uxthmi	r5, r5
 8006aa0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006aa2:	4852      	ldr	r0, [pc, #328]	@ (8006bec <_printf_i+0x234>)
 8006aa4:	6033      	str	r3, [r6, #0]
 8006aa6:	bf14      	ite	ne
 8006aa8:	230a      	movne	r3, #10
 8006aaa:	2308      	moveq	r3, #8
 8006aac:	2100      	movs	r1, #0
 8006aae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ab2:	6866      	ldr	r6, [r4, #4]
 8006ab4:	60a6      	str	r6, [r4, #8]
 8006ab6:	2e00      	cmp	r6, #0
 8006ab8:	db05      	blt.n	8006ac6 <_printf_i+0x10e>
 8006aba:	6821      	ldr	r1, [r4, #0]
 8006abc:	432e      	orrs	r6, r5
 8006abe:	f021 0104 	bic.w	r1, r1, #4
 8006ac2:	6021      	str	r1, [r4, #0]
 8006ac4:	d04b      	beq.n	8006b5e <_printf_i+0x1a6>
 8006ac6:	4616      	mov	r6, r2
 8006ac8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006acc:	fb03 5711 	mls	r7, r3, r1, r5
 8006ad0:	5dc7      	ldrb	r7, [r0, r7]
 8006ad2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ad6:	462f      	mov	r7, r5
 8006ad8:	42bb      	cmp	r3, r7
 8006ada:	460d      	mov	r5, r1
 8006adc:	d9f4      	bls.n	8006ac8 <_printf_i+0x110>
 8006ade:	2b08      	cmp	r3, #8
 8006ae0:	d10b      	bne.n	8006afa <_printf_i+0x142>
 8006ae2:	6823      	ldr	r3, [r4, #0]
 8006ae4:	07df      	lsls	r7, r3, #31
 8006ae6:	d508      	bpl.n	8006afa <_printf_i+0x142>
 8006ae8:	6923      	ldr	r3, [r4, #16]
 8006aea:	6861      	ldr	r1, [r4, #4]
 8006aec:	4299      	cmp	r1, r3
 8006aee:	bfde      	ittt	le
 8006af0:	2330      	movle	r3, #48	@ 0x30
 8006af2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006af6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006afa:	1b92      	subs	r2, r2, r6
 8006afc:	6122      	str	r2, [r4, #16]
 8006afe:	f8cd a000 	str.w	sl, [sp]
 8006b02:	464b      	mov	r3, r9
 8006b04:	aa03      	add	r2, sp, #12
 8006b06:	4621      	mov	r1, r4
 8006b08:	4640      	mov	r0, r8
 8006b0a:	f7ff fee7 	bl	80068dc <_printf_common>
 8006b0e:	3001      	adds	r0, #1
 8006b10:	d14a      	bne.n	8006ba8 <_printf_i+0x1f0>
 8006b12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b16:	b004      	add	sp, #16
 8006b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	f043 0320 	orr.w	r3, r3, #32
 8006b22:	6023      	str	r3, [r4, #0]
 8006b24:	4832      	ldr	r0, [pc, #200]	@ (8006bf0 <_printf_i+0x238>)
 8006b26:	2778      	movs	r7, #120	@ 0x78
 8006b28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	6831      	ldr	r1, [r6, #0]
 8006b30:	061f      	lsls	r7, r3, #24
 8006b32:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b36:	d402      	bmi.n	8006b3e <_printf_i+0x186>
 8006b38:	065f      	lsls	r7, r3, #25
 8006b3a:	bf48      	it	mi
 8006b3c:	b2ad      	uxthmi	r5, r5
 8006b3e:	6031      	str	r1, [r6, #0]
 8006b40:	07d9      	lsls	r1, r3, #31
 8006b42:	bf44      	itt	mi
 8006b44:	f043 0320 	orrmi.w	r3, r3, #32
 8006b48:	6023      	strmi	r3, [r4, #0]
 8006b4a:	b11d      	cbz	r5, 8006b54 <_printf_i+0x19c>
 8006b4c:	2310      	movs	r3, #16
 8006b4e:	e7ad      	b.n	8006aac <_printf_i+0xf4>
 8006b50:	4826      	ldr	r0, [pc, #152]	@ (8006bec <_printf_i+0x234>)
 8006b52:	e7e9      	b.n	8006b28 <_printf_i+0x170>
 8006b54:	6823      	ldr	r3, [r4, #0]
 8006b56:	f023 0320 	bic.w	r3, r3, #32
 8006b5a:	6023      	str	r3, [r4, #0]
 8006b5c:	e7f6      	b.n	8006b4c <_printf_i+0x194>
 8006b5e:	4616      	mov	r6, r2
 8006b60:	e7bd      	b.n	8006ade <_printf_i+0x126>
 8006b62:	6833      	ldr	r3, [r6, #0]
 8006b64:	6825      	ldr	r5, [r4, #0]
 8006b66:	6961      	ldr	r1, [r4, #20]
 8006b68:	1d18      	adds	r0, r3, #4
 8006b6a:	6030      	str	r0, [r6, #0]
 8006b6c:	062e      	lsls	r6, r5, #24
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	d501      	bpl.n	8006b76 <_printf_i+0x1be>
 8006b72:	6019      	str	r1, [r3, #0]
 8006b74:	e002      	b.n	8006b7c <_printf_i+0x1c4>
 8006b76:	0668      	lsls	r0, r5, #25
 8006b78:	d5fb      	bpl.n	8006b72 <_printf_i+0x1ba>
 8006b7a:	8019      	strh	r1, [r3, #0]
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	6123      	str	r3, [r4, #16]
 8006b80:	4616      	mov	r6, r2
 8006b82:	e7bc      	b.n	8006afe <_printf_i+0x146>
 8006b84:	6833      	ldr	r3, [r6, #0]
 8006b86:	1d1a      	adds	r2, r3, #4
 8006b88:	6032      	str	r2, [r6, #0]
 8006b8a:	681e      	ldr	r6, [r3, #0]
 8006b8c:	6862      	ldr	r2, [r4, #4]
 8006b8e:	2100      	movs	r1, #0
 8006b90:	4630      	mov	r0, r6
 8006b92:	f7f9 fb25 	bl	80001e0 <memchr>
 8006b96:	b108      	cbz	r0, 8006b9c <_printf_i+0x1e4>
 8006b98:	1b80      	subs	r0, r0, r6
 8006b9a:	6060      	str	r0, [r4, #4]
 8006b9c:	6863      	ldr	r3, [r4, #4]
 8006b9e:	6123      	str	r3, [r4, #16]
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ba6:	e7aa      	b.n	8006afe <_printf_i+0x146>
 8006ba8:	6923      	ldr	r3, [r4, #16]
 8006baa:	4632      	mov	r2, r6
 8006bac:	4649      	mov	r1, r9
 8006bae:	4640      	mov	r0, r8
 8006bb0:	47d0      	blx	sl
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d0ad      	beq.n	8006b12 <_printf_i+0x15a>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	079b      	lsls	r3, r3, #30
 8006bba:	d413      	bmi.n	8006be4 <_printf_i+0x22c>
 8006bbc:	68e0      	ldr	r0, [r4, #12]
 8006bbe:	9b03      	ldr	r3, [sp, #12]
 8006bc0:	4298      	cmp	r0, r3
 8006bc2:	bfb8      	it	lt
 8006bc4:	4618      	movlt	r0, r3
 8006bc6:	e7a6      	b.n	8006b16 <_printf_i+0x15e>
 8006bc8:	2301      	movs	r3, #1
 8006bca:	4632      	mov	r2, r6
 8006bcc:	4649      	mov	r1, r9
 8006bce:	4640      	mov	r0, r8
 8006bd0:	47d0      	blx	sl
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	d09d      	beq.n	8006b12 <_printf_i+0x15a>
 8006bd6:	3501      	adds	r5, #1
 8006bd8:	68e3      	ldr	r3, [r4, #12]
 8006bda:	9903      	ldr	r1, [sp, #12]
 8006bdc:	1a5b      	subs	r3, r3, r1
 8006bde:	42ab      	cmp	r3, r5
 8006be0:	dcf2      	bgt.n	8006bc8 <_printf_i+0x210>
 8006be2:	e7eb      	b.n	8006bbc <_printf_i+0x204>
 8006be4:	2500      	movs	r5, #0
 8006be6:	f104 0619 	add.w	r6, r4, #25
 8006bea:	e7f5      	b.n	8006bd8 <_printf_i+0x220>
 8006bec:	0801ff71 	.word	0x0801ff71
 8006bf0:	0801ff82 	.word	0x0801ff82

08006bf4 <__malloc_lock>:
 8006bf4:	4801      	ldr	r0, [pc, #4]	@ (8006bfc <__malloc_lock+0x8>)
 8006bf6:	f7ff bc75 	b.w	80064e4 <__retarget_lock_acquire_recursive>
 8006bfa:	bf00      	nop
 8006bfc:	200006dc 	.word	0x200006dc

08006c00 <__malloc_unlock>:
 8006c00:	4801      	ldr	r0, [pc, #4]	@ (8006c08 <__malloc_unlock+0x8>)
 8006c02:	f7ff bc70 	b.w	80064e6 <__retarget_lock_release_recursive>
 8006c06:	bf00      	nop
 8006c08:	200006dc 	.word	0x200006dc

08006c0c <_realloc_r>:
 8006c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c10:	4607      	mov	r7, r0
 8006c12:	4614      	mov	r4, r2
 8006c14:	460d      	mov	r5, r1
 8006c16:	b921      	cbnz	r1, 8006c22 <_realloc_r+0x16>
 8006c18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c1c:	4611      	mov	r1, r2
 8006c1e:	f7ff bddd 	b.w	80067dc <_malloc_r>
 8006c22:	b92a      	cbnz	r2, 8006c30 <_realloc_r+0x24>
 8006c24:	f000 f858 	bl	8006cd8 <_free_r>
 8006c28:	4625      	mov	r5, r4
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c30:	f000 f89c 	bl	8006d6c <_malloc_usable_size_r>
 8006c34:	4284      	cmp	r4, r0
 8006c36:	4606      	mov	r6, r0
 8006c38:	d802      	bhi.n	8006c40 <_realloc_r+0x34>
 8006c3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c3e:	d8f4      	bhi.n	8006c2a <_realloc_r+0x1e>
 8006c40:	4621      	mov	r1, r4
 8006c42:	4638      	mov	r0, r7
 8006c44:	f7ff fdca 	bl	80067dc <_malloc_r>
 8006c48:	4680      	mov	r8, r0
 8006c4a:	b908      	cbnz	r0, 8006c50 <_realloc_r+0x44>
 8006c4c:	4645      	mov	r5, r8
 8006c4e:	e7ec      	b.n	8006c2a <_realloc_r+0x1e>
 8006c50:	42b4      	cmp	r4, r6
 8006c52:	4622      	mov	r2, r4
 8006c54:	4629      	mov	r1, r5
 8006c56:	bf28      	it	cs
 8006c58:	4632      	movcs	r2, r6
 8006c5a:	f000 f82f 	bl	8006cbc <memcpy>
 8006c5e:	4629      	mov	r1, r5
 8006c60:	4638      	mov	r0, r7
 8006c62:	f000 f839 	bl	8006cd8 <_free_r>
 8006c66:	e7f1      	b.n	8006c4c <_realloc_r+0x40>

08006c68 <memmove>:
 8006c68:	4288      	cmp	r0, r1
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	eb01 0402 	add.w	r4, r1, r2
 8006c70:	d902      	bls.n	8006c78 <memmove+0x10>
 8006c72:	4284      	cmp	r4, r0
 8006c74:	4623      	mov	r3, r4
 8006c76:	d807      	bhi.n	8006c88 <memmove+0x20>
 8006c78:	1e43      	subs	r3, r0, #1
 8006c7a:	42a1      	cmp	r1, r4
 8006c7c:	d008      	beq.n	8006c90 <memmove+0x28>
 8006c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c86:	e7f8      	b.n	8006c7a <memmove+0x12>
 8006c88:	4402      	add	r2, r0
 8006c8a:	4601      	mov	r1, r0
 8006c8c:	428a      	cmp	r2, r1
 8006c8e:	d100      	bne.n	8006c92 <memmove+0x2a>
 8006c90:	bd10      	pop	{r4, pc}
 8006c92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c9a:	e7f7      	b.n	8006c8c <memmove+0x24>

08006c9c <_sbrk_r>:
 8006c9c:	b538      	push	{r3, r4, r5, lr}
 8006c9e:	4d06      	ldr	r5, [pc, #24]	@ (8006cb8 <_sbrk_r+0x1c>)
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	4608      	mov	r0, r1
 8006ca6:	602b      	str	r3, [r5, #0]
 8006ca8:	f7fb fe0a 	bl	80028c0 <_sbrk>
 8006cac:	1c43      	adds	r3, r0, #1
 8006cae:	d102      	bne.n	8006cb6 <_sbrk_r+0x1a>
 8006cb0:	682b      	ldr	r3, [r5, #0]
 8006cb2:	b103      	cbz	r3, 8006cb6 <_sbrk_r+0x1a>
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	bd38      	pop	{r3, r4, r5, pc}
 8006cb8:	200006e8 	.word	0x200006e8

08006cbc <memcpy>:
 8006cbc:	440a      	add	r2, r1
 8006cbe:	4291      	cmp	r1, r2
 8006cc0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006cc4:	d100      	bne.n	8006cc8 <memcpy+0xc>
 8006cc6:	4770      	bx	lr
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cd2:	4291      	cmp	r1, r2
 8006cd4:	d1f9      	bne.n	8006cca <memcpy+0xe>
 8006cd6:	bd10      	pop	{r4, pc}

08006cd8 <_free_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4605      	mov	r5, r0
 8006cdc:	2900      	cmp	r1, #0
 8006cde:	d041      	beq.n	8006d64 <_free_r+0x8c>
 8006ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ce4:	1f0c      	subs	r4, r1, #4
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	bfb8      	it	lt
 8006cea:	18e4      	addlt	r4, r4, r3
 8006cec:	f7ff ff82 	bl	8006bf4 <__malloc_lock>
 8006cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8006d68 <_free_r+0x90>)
 8006cf2:	6813      	ldr	r3, [r2, #0]
 8006cf4:	b933      	cbnz	r3, 8006d04 <_free_r+0x2c>
 8006cf6:	6063      	str	r3, [r4, #4]
 8006cf8:	6014      	str	r4, [r2, #0]
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d00:	f7ff bf7e 	b.w	8006c00 <__malloc_unlock>
 8006d04:	42a3      	cmp	r3, r4
 8006d06:	d908      	bls.n	8006d1a <_free_r+0x42>
 8006d08:	6820      	ldr	r0, [r4, #0]
 8006d0a:	1821      	adds	r1, r4, r0
 8006d0c:	428b      	cmp	r3, r1
 8006d0e:	bf01      	itttt	eq
 8006d10:	6819      	ldreq	r1, [r3, #0]
 8006d12:	685b      	ldreq	r3, [r3, #4]
 8006d14:	1809      	addeq	r1, r1, r0
 8006d16:	6021      	streq	r1, [r4, #0]
 8006d18:	e7ed      	b.n	8006cf6 <_free_r+0x1e>
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	b10b      	cbz	r3, 8006d24 <_free_r+0x4c>
 8006d20:	42a3      	cmp	r3, r4
 8006d22:	d9fa      	bls.n	8006d1a <_free_r+0x42>
 8006d24:	6811      	ldr	r1, [r2, #0]
 8006d26:	1850      	adds	r0, r2, r1
 8006d28:	42a0      	cmp	r0, r4
 8006d2a:	d10b      	bne.n	8006d44 <_free_r+0x6c>
 8006d2c:	6820      	ldr	r0, [r4, #0]
 8006d2e:	4401      	add	r1, r0
 8006d30:	1850      	adds	r0, r2, r1
 8006d32:	4283      	cmp	r3, r0
 8006d34:	6011      	str	r1, [r2, #0]
 8006d36:	d1e0      	bne.n	8006cfa <_free_r+0x22>
 8006d38:	6818      	ldr	r0, [r3, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	6053      	str	r3, [r2, #4]
 8006d3e:	4408      	add	r0, r1
 8006d40:	6010      	str	r0, [r2, #0]
 8006d42:	e7da      	b.n	8006cfa <_free_r+0x22>
 8006d44:	d902      	bls.n	8006d4c <_free_r+0x74>
 8006d46:	230c      	movs	r3, #12
 8006d48:	602b      	str	r3, [r5, #0]
 8006d4a:	e7d6      	b.n	8006cfa <_free_r+0x22>
 8006d4c:	6820      	ldr	r0, [r4, #0]
 8006d4e:	1821      	adds	r1, r4, r0
 8006d50:	428b      	cmp	r3, r1
 8006d52:	bf04      	itt	eq
 8006d54:	6819      	ldreq	r1, [r3, #0]
 8006d56:	685b      	ldreq	r3, [r3, #4]
 8006d58:	6063      	str	r3, [r4, #4]
 8006d5a:	bf04      	itt	eq
 8006d5c:	1809      	addeq	r1, r1, r0
 8006d5e:	6021      	streq	r1, [r4, #0]
 8006d60:	6054      	str	r4, [r2, #4]
 8006d62:	e7ca      	b.n	8006cfa <_free_r+0x22>
 8006d64:	bd38      	pop	{r3, r4, r5, pc}
 8006d66:	bf00      	nop
 8006d68:	200006e4 	.word	0x200006e4

08006d6c <_malloc_usable_size_r>:
 8006d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d70:	1f18      	subs	r0, r3, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	bfbc      	itt	lt
 8006d76:	580b      	ldrlt	r3, [r1, r0]
 8006d78:	18c0      	addlt	r0, r0, r3
 8006d7a:	4770      	bx	lr

08006d7c <_init>:
 8006d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d7e:	bf00      	nop
 8006d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d82:	bc08      	pop	{r3}
 8006d84:	469e      	mov	lr, r3
 8006d86:	4770      	bx	lr

08006d88 <_fini>:
 8006d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d8a:	bf00      	nop
 8006d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d8e:	bc08      	pop	{r3}
 8006d90:	469e      	mov	lr, r3
 8006d92:	4770      	bx	lr
