strict digraph "" {
	node [label="\N"];
	"1901:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd77326d910>",
		clk_sens=True,
		fillcolor=gold,
		label="1901:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'read_irq_reg', 'set_arbitration_lost_irq', 'reset_mode', 'arbitration_lost_irq_en']"];
	"1902:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd77326da90>",
		fillcolor=turquoise,
		label="1902:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1901:AL" -> "1902:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1901:AL"	 [def_var="['arbitration_lost_irq']",
		label="Leaf_1901:AL"];
	"1908:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d510>",
		fillcolor=firebrick,
		label="1908:NS
arbitration_lost_irq <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1908:NS" -> "Leaf_1901:AL"	 [cond="[]",
		lineno=None];
	"1907:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326d4d0>",
		fillcolor=springgreen,
		label="1907:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1907:IF" -> "1908:NS"	 [cond="['reset_mode', 'read_irq_reg']",
		label="(reset_mode || read_irq_reg)",
		lineno=1907];
	"1903:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326dad0>",
		fillcolor=springgreen,
		label="1903:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1905:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326db10>",
		fillcolor=springgreen,
		label="1905:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1903:IF" -> "1905:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1903];
	"1904:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326de10>",
		fillcolor=firebrick,
		label="1904:NS
arbitration_lost_irq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326de10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1903:IF" -> "1904:NS"	 [cond="['rst']",
		label=rst,
		lineno=1903];
	"1905:IF" -> "1907:IF"	 [cond="['set_arbitration_lost_irq', 'arbitration_lost_irq_en']",
		label="!((set_arbitration_lost_irq & arbitration_lost_irq_en))",
		lineno=1905];
	"1906:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326db50>",
		fillcolor=firebrick,
		label="1906:NS
arbitration_lost_irq <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326db50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1905:IF" -> "1906:NS"	 [cond="['set_arbitration_lost_irq', 'arbitration_lost_irq_en']",
		label="(set_arbitration_lost_irq & arbitration_lost_irq_en)",
		lineno=1905];
	"1902:BL" -> "1903:IF"	 [cond="[]",
		lineno=None];
	"1906:NS" -> "Leaf_1901:AL"	 [cond="[]",
		lineno=None];
	"1904:NS" -> "Leaf_1901:AL"	 [cond="[]",
		lineno=None];
}
