  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_top' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.105 seconds; current allocated memory: 269.621 MB.
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 207-5561] missing argument for 'factor' (Components.cpp:255:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:267:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:277:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.155 seconds; current allocated memory: 276.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,213 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,502 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 946 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 913 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 925 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 925 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,043 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,006 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:207:21)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:209:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (Components.cpp:162:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>' completely with a factor of 2 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (Components.cpp:164:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>' completely with a factor of 1 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (Components.cpp:134:23) in function 'conv2d<9u, 128u, 5u, true>' completely with a factor of 5 (Components.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (Components.cpp:162:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>' completely with a factor of 2 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (Components.cpp:164:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>' completely with a factor of 1 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (Components.cpp:134:23) in function 'conv2d<9u, 128u, 4u, true>' completely with a factor of 4 (Components.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (Components.cpp:162:23) in function 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>' completely with a factor of 2 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (Components.cpp:164:20) in function 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>' completely with a factor of 1 (Components.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (Components.cpp:134:23) in function 'conv2d<9u, 128u, 3u, true>' completely with a factor of 3 (Components.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'void feature_concate<10u, 8u>(int*, int*, int*)' into 'void feature_concate_layer<1u, 9u, 10u, 8u>(int (*) [9u][10u], int (*) [9u][8u], int (*) [9u][(10u) + (8u)])' (Components.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect<18u, 128u, int, int, int>(int*, int const (*) [128u], int*)' into 'void fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>(int (*) [9u][18u], int const (*) [128u], int (*) [9u][128u])' (Components.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect<36u, 2u, int, int, int>(int*, int const (*) [2u], int*)' into 'void fully_connect_layer2<1u, 36u, 2u, int, int, int>(int (*) [36u], int const (*) [2u], int (*) [2u])' (Components.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void l_softmax_layer<1u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:199:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL8fc2_coef' (Components.cpp:103:29)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_205_2> at Components.cpp:205:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_210_3> at Components.cpp:210:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_98_1> at Components.cpp:98:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_180_2> at Components.cpp:180:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_138_3> at Components.cpp:138:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_147_4> at Components.cpp:147:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_222_3> at Components.cpp:222:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_2> at Components.cpp:88:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_2> at Components.cpp:62:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:100:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_181_3' is marked as complete unroll implied by the pipeline pragma (Components.cpp:181:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_4' is marked as complete unroll implied by the pipeline pragma (Components.cpp:185:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:189:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:149:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_1' is marked as complete unroll implied by the pipeline pragma (Components.cpp:73:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:76:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (Components.cpp:100:27) in function 'fully_connect_layer2<1u, 36u, 2u, int, int, int>' completely with a factor of 36 (Components.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_3' (Components.cpp:181:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 7 (Components.cpp:177:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_4' (Components.cpp:185:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 6 (Components.cpp:177:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_5' (Components.cpp:189:31) in function 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' completely with a factor of 5 (Components.cpp:177:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_5' (Components.cpp:149:27) in function 'conv2d<9u, 128u, 5u, true>' completely with a factor of 5 (Components.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_5' (Components.cpp:149:27) in function 'conv2d<9u, 128u, 4u, true>' completely with a factor of 4 (Components.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_5' (Components.cpp:149:27) in function 'conv2d<9u, 128u, 3u, true>' completely with a factor of 3 (Components.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (Components.cpp:100:27) in function 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>' completely with a factor of 18 (Components.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_1' (Components.cpp:73:22) in function 'feature_concate_layer<1u, 9u, 10u, 8u>' completely with a factor of 10 (Components.cpp:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_2' (Components.cpp:76:22) in function 'feature_concate_layer<1u, 9u, 10u, 8u>' completely with a factor of 8 (Components.cpp:85:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL8fc1_coef' dimension 1 completely based on constant index. (./Coeff.h:11:0)
INFO: [HLS 214-449] Automatically partitioning array 'len_x' dimension 1 completely based on constant index. (Components.cpp:240:6)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_x' dimension 1 completely based on constant index. (Components.cpp:241:9)
INFO: [HLS 214-449] Automatically partitioning array 'len_embed' dimension 1 completely based on constant index. (Components.cpp:242:9)
INFO: [HLS 214-449] Automatically partitioning array 'len_embed' dimension 3 completely based on constant index. (Components.cpp:242:9)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_embed' dimension 1 completely based on constant index. (Components.cpp:243:9)
INFO: [HLS 214-449] Automatically partitioning array 'ipd_embed' dimension 3 completely based on constant index. (Components.cpp:243:9)
INFO: [HLS 214-449] Automatically partitioning array 'fc_dout' dimension 1 completely based on constant index. (Components.cpp:245:9)
INFO: [HLS 214-449] Automatically partitioning array 'feature_in2' dimension 1 completely based on constant index. (Components.cpp:252:9)
INFO: [HLS 214-449] Automatically partitioning array 'fc2_dout' dimension 1 completely based on constant index. (Components.cpp:253:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_coef' due to pipeline pragma (./Coeff.h:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum' due to pipeline pragma (Components.cpp:133:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'len_x' due to pipeline pragma (Components.cpp:240:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ipd_x' due to pipeline pragma (Components.cpp:241:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'len_embed' due to pipeline pragma (Components.cpp:242:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'len_embed' due to pipeline pragma (Components.cpp:242:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ipd_embed' due to pipeline pragma (Components.cpp:243:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'ipd_embed' due to pipeline pragma (Components.cpp:243:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc_dout' due to pipeline pragma (Components.cpp:245:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv3' due to pipeline pragma (Components.cpp:249:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv4' due to pipeline pragma (Components.cpp:250:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv5' due to pipeline pragma (Components.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'feature_in2' due to pipeline pragma (Components.cpp:252:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'feature_in2' due to pipeline pragma (Components.cpp:252:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dout' due to pipeline pragma (Components.cpp:253:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL8fc1_coef': Complete partitioning on dimension 1. (./Coeff.h:11:0)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (Components.cpp:133:9)
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (Components.cpp:240:6)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (Components.cpp:241:9)
INFO: [HLS 214-248] Applying array_partition to 'len_embed': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (Components.cpp:242:9)
INFO: [HLS 214-248] Applying array_partition to 'ipd_embed': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (Components.cpp:243:9)
INFO: [HLS 214-248] Applying array_partition to 'fc_dout': Complete partitioning on dimension 1. (Components.cpp:245:9)
INFO: [HLS 214-248] Applying array_partition to 'conv3': Complete partitioning on dimension 3. (Components.cpp:249:9)
INFO: [HLS 214-248] Applying array_partition to 'conv4': Complete partitioning on dimension 3. (Components.cpp:250:9)
INFO: [HLS 214-248] Applying array_partition to 'conv5': Complete partitioning on dimension 3. (Components.cpp:251:9)
INFO: [HLS 214-248] Applying array_partition to 'feature_in2': Complete partitioning on dimension 1. Cyclic partitioning with factor 7 on dimension 2. (Components.cpp:252:9)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dout': Complete partitioning on dimension 1. (Components.cpp:253:9)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'feature_in'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.599 seconds; current allocated memory: 280.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 280.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 287.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 293.215 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN<1u, 9u, 2u, 2u, 2u, 128u>' (Components.cpp:0:1), detected/extracted 9 process function(s): 
	 'feature_concate_layer<1u, 9u, 10u, 8u>'
	 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>'
	 'data_dispatch<1u, 9u, 128u>'
	 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>'
	 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>'
	 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>'
	 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>'
	 'fully_connect_layer2<1u, 36u, 2u, int, int, int>'
	 'l_softmax_layer<1u, 2u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer2<1u, 36u, 2u, int, int, int>' (Components.cpp:98:22)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<9u, 128u, 5u, true>.3' (Components.cpp:131:23)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<9u, 128u, 5u, true>' (Components.cpp:131:23)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<9u, 128u, 4u, true>.2' (Components.cpp:131:23)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<9u, 128u, 4u, true>' (Components.cpp:131:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 318.598 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_114_2'(Components.cpp:114:27) and 'VITIS_LOOP_98_1'(Components.cpp:98:22) in function 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_221_2'(Components.cpp:221:27) and 'VITIS_LOOP_222_3'(Components.cpp:222:31) in function 'data_dispatch<1u, 9u, 128u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 5u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 4u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_2'(Components.cpp:136:20) and 'VITIS_LOOP_138_3'(Components.cpp:138:31) in function 'conv2d<9u, 128u, 3u, true>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_2' (Components.cpp:114:27) in function 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_221_2' (Components.cpp:221:27) in function 'data_dispatch<1u, 9u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 5u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 4u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_2' (Components.cpp:136:20) in function 'conv2d<9u, 128u, 3u, true>'.
WARNING: [HLS 200-1449] Process conv2d_layer<1u, 2u, 9u, 128u, 3u, true>5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2d_layer<1u, 2u, 9u, 128u, 4u, true>4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2d_layer<1u, 2u, 9u, 128u, 5u, true>3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.712 seconds; current allocated memory: 794.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_top' ...
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer<1u, 9u, 10u, 8u>' to 'feature_concate_layer_1u_9u_10u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer<1u, 9u, 18u, 128u, int, int, int>' to 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_dispatch<1u, 9u, 128u>' to 'data_dispatch_1u_9u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10_Pipeline_1' to 'conv2d_9u_128u_3u_true_10_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338' to 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339' to 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>10' to 'conv2d_9u_128u_3u_true_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19_Pipeline_1' to 'conv2d_9u_128u_3u_true_19_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340' to 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341' to 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 3u, true>.19' to 'conv2d_9u_128u_3u_true_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_layer<1u, 2u, 9u, 128u, 3u, true>5' to 'conv2d_layer_1u_2u_9u_128u_3u_true_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_1' to 'conv2d_9u_128u_4u_true_12_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332' to 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333' to 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334' to 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>12' to 'conv2d_9u_128u_4u_true_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_1' to 'conv2d_9u_128u_4u_true_211_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335' to 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336' to 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337' to 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 4u, true>.211' to 'conv2d_9u_128u_4u_true_211'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_layer<1u, 2u, 9u, 128u, 4u, true>4' to 'conv2d_layer_1u_2u_9u_128u_4u_true_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_1' to 'conv2d_9u_128u_5u_true_14_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>14' to 'conv2d_9u_128u_5u_true_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_1' to 'conv2d_9u_128u_5u_true_313_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313_Pipeline_VITIS_LOOP_147_4' to 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_147_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d<9u, 128u, 5u, true>.313' to 'conv2d_9u_128u_5u_true_313'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_layer<1u, 2u, 9u, 128u, 5u, true>3' to 'conv2d_layer_1u_2u_9u_128u_5u_true_3'.
WARNING: [SYN 201-103] Legalizing function name 'reshape_concate_layer<1u, 2u, 9u, 3u, 4u, 5u>' to 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer2<1u, 36u, 2u, int, int, int>_Pipeline_VITIS_LOOP_98_1' to 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer2<1u, 36u, 2u, int, int, int>' to 'fully_connect_layer2_1u_36u_2u_int_int_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'l_softmax_layer<1u, 2u>_Pipeline_VITIS_LOOP_205_2' to 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2'.
WARNING: [SYN 201-103] Legalizing function name 'l_softmax_layer<1u, 2u>_Pipeline_VITIS_LOOP_210_3' to 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_210_3'.
WARNING: [SYN 201-103] Legalizing function name 'l_softmax_layer<1u, 2u>' to 'l_softmax_layer_1u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<1u, 9u, 2u, 2u, 2u, 128u>' to 'CNN_1u_9u_2u_2u_2u_128u_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_1u_9u_10u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln77', Components.cpp:77->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:77->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln77', Components.cpp:77->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:77->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'feature_concate_layer_1u_9u_10u_8u_s' (loop 'VITIS_LOOP_88_2'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between fifo write operation ('feature_in_write_ln77', Components.cpp:77->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:77->Components.cpp:89->Components.cpp:265) and fifo write operation ('feature_in_write_ln74', Components.cpp:74->Components.cpp:89->Components.cpp:265) on port 'feature_in' (Components.cpp:74->Components.cpp:89->Components.cpp:265).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.267 seconds; current allocated memory: 800.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 801.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('p_018', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('p_019', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('p_020', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('p_021', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('p_028', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('p_032', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' (loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between fifo read operation ('p_0', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115) and fifo read operation ('feature_in_read', Components.cpp:101->Components.cpp:115) on port 'feature_in' (Components.cpp:101->Components.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, loop 'VITIS_LOOP_114_2_VITIS_LOOP_98_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.047 seconds; current allocated memory: 802.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 802.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_dispatch_1u_9u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2_VITIS_LOOP_222_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_221_2_VITIS_LOOP_222_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 802.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 802.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 802.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 802.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 802.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.065 seconds; current allocated memory: 803.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 803.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 803.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 804.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 804.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 804.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 804.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 804.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 804.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 805.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 805.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 805.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 805.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.412 seconds; current allocated memory: 806.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 806.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 806.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 806.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 807.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 807.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_3u_true_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 807.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 807.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_layer_1u_2u_9u_128u_3u_true_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 807.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 807.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 808.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 808.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 809.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 809.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 809.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 809.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 809.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 810.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 810.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 810.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 811.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 811.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 811.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 811.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 811.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 812.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 812.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 812.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 813.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 813.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 813.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 813.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 814.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 814.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 814.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_4u_true_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 814.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 814.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_layer_1u_2u_9u_128u_4u_true_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 814.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 814.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 815.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 815.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 815.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 815.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 815.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 816.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 816.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 816.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 817.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 817.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 817.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 817.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 818.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 818.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 818.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 818.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 819.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 819.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 819.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 819.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 820.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.543 seconds; current allocated memory: 820.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 820.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 820.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 820.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 821.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_2_VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 821.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 822.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_9u_128u_5u_true_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 822.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 822.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_layer_1u_2u_9u_128u_5u_true_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.052 seconds; current allocated memory: 822.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 822.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2'.
WARNING: [HLS 200-885] The II Violation in module 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation 0 bit ('dout_6_addr_1_write_ln186', Components.cpp:186) of variable 'd2_0_load', Components.cpp:186 on array 'dout_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'dout_6'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_180_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 823.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 823.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 825.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 826.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer2_1u_36u_2u_int_int_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 826.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 827.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_2'.
WARNING: [HLS 200-880] The II Violation in module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2' (loop 'VITIS_LOOP_205_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('fsum_write_ln204', Components.cpp:204) of variable 'fsum', Components.cpp:207 on local variable 'fsum', Components.cpp:204 and 'load' operation 32 bit ('fsum_load_1', Components.cpp:207) on local variable 'fsum', Components.cpp:204.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2' (loop 'VITIS_LOOP_205_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('fsum_write_ln204', Components.cpp:204) of variable 'fsum', Components.cpp:207 on local variable 'fsum', Components.cpp:204 and 'load' operation 32 bit ('fsum_load_1', Components.cpp:207) on local variable 'fsum', Components.cpp:204.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 17, loop 'VITIS_LOOP_205_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 827.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.427 seconds; current allocated memory: 827.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_210_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 827.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 827.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_1u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 827.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 827.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1u_9u_2u_2u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 828.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 828.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 828.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 828.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_1u_9u_10u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feature_concate_layer_1u_9u_10u_8u_s' pipeline 'VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_1u_9u_10u_8u_s'.
INFO: [RTMG 210-279] Implementing memory 'CNN_top_feature_concate_layer_1u_9u_10u_8u_s_ipd_x_7_RAM_AUTO_1R1W' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 831.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s' pipeline 'VITIS_LOOP_114_2_VITIS_LOOP_98_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_1u_9u_18u_128u_int_int_int_s'.
INFO: [RTMG 210-279] Implementing memory 'CNN_top_fully_connect_layer_1u_9u_18u_128u_int_int_int_s_p_ZL8fc1_coef_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 834.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_dispatch_1u_9u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_dispatch_1u_9u_128u_s' pipeline 'VITIS_LOOP_221_2_VITIS_LOOP_222_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_dispatch_1u_9u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 835.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 837.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 838.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 839.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 840.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 842.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_10'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_3u_true_10_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 843.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 844.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 846.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 847.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 848.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 849.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_3u_true_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_3u_true_19'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_3u_true_19_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.141 seconds; current allocated memory: 851.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_layer_1u_2u_9u_128u_3u_true_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_layer_1u_2u_9u_128u_3u_true_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 852.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 853.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 854.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 855.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 857.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 858.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 859.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_12'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_4u_true_12_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 862.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 862.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 863.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 865.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 866.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 868.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 869.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_4u_true_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_4u_true_211'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_4u_true_211_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 871.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_layer_1u_2u_9u_128u_4u_true_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_layer_1u_2u_9u_128u_4u_true_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 872.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 872.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 874.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.257 seconds; current allocated memory: 875.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 876.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.155 seconds; current allocated memory: 878.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_327'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 879.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 880.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_14'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_5u_true_14_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 882.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 884.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 885.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_328'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 886.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 888.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 889.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331' pipeline 'VITIS_LOOP_136_2_VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 891.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_147_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_147_4' pipeline 'VITIS_LOOP_147_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313_Pipeline_VITIS_LOOP_147_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 892.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_9u_128u_5u_true_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_9u_128u_5u_true_313'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_conv2d_9u_128u_5u_true_313_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 893.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_layer_1u_2u_9u_128u_5u_true_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_layer_1u_2u_9u_128u_5u_true_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 894.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s' pipeline 'VITIS_LOOP_180_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_1u_2u_9u_3u_4u_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 896.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1_fc2_coef_ROM_AUTO_1R' to 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1_fc2_coef_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1' pipeline 'VITIS_LOOP_98_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_3ns_32_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1'.
INFO: [HLS 200-2168] Implementing memory 'CNN_top_fully_connect_layer2_1u_36u_2u_int_int_int_Pipeline_VITIS_LOOP_98_1_fc2_coef_bkb' using auto ROMs with 37 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.316 seconds; current allocated memory: 901.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer2_1u_36u_2u_int_int_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer2_1u_36u_2u_int_int_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.423 seconds; current allocated memory: 906.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2' pipeline 'VITIS_LOOP_205_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_205_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 909.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_210_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_210_3' pipeline 'VITIS_LOOP_210_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_1u_2u_Pipeline_VITIS_LOOP_210_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 909.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_1u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_1u_2u_s'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_l_softmax_layer_1u_2u_s_vf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 911.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1u_9u_2u_2u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process feature_concate_layer<1u, 9u, 10u, 8u> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1u_9u_2u_2u_2u_128u_s'.
INFO: [HLS 200-741] Implementing PIPO CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_fc_dout_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_fc_dout_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_conv3_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_conv3_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_feature_in2_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_feature_in2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_fc2_dout_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_1u_9u_2u_2u_2u_128u_s_fc2_dout_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_in_U(CNN_top_fifo_w32_d162_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect_layer_1u_9u_18u_128u_int_int_int_U0_U(CNN_top_start_for_fully_connect_layer_1u_9u_18u_128u_int_int_int_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 916.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/din' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/dout' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 918.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.986 seconds; current allocated memory: 922.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 938.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_top.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.77 MHz
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 7 seconds. Total elapsed time: 102.873 seconds; peak allocated memory: 941.172 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 46s
