<root><simulation><result_generated_time />2023-05-17 19:34:50<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 150, 'OX': 150, 'IY': 152, 'IX': 152, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />6480000<total_data_size_element />{'W': 288, 'I': 739328, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 8.764716066481995, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [900, 1, 1], 'O': [900, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OY', 30)]], [[('C', 1), ('K', 1)], []], [], []]<I />[[[('K', 1)], []], [[('C', 1), ('OY', 30)], [('OY', 30)]], [], []]<O />[[[('C', 1)], []], [[('K', 1), ('OY', 30)], [('OY', 30)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 15), ('FX', 3), ('FY', 3), ('OX', 10)], [], []]<I />[[('OX', 15), ('FX', 3), ('FY', 3)], [('OX', 10)], []]<O />[[('OX', 15), ('FX', 3), ('FY', 3)], [('OX', 10)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [900.0, 150, 1, 1], 'I': [1.0, 8.86, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [408, 1096832, 1096832], 'O': [120, 1080000, 1080000], 'O_partial': [120, 0, 0], 'O_final': [0, 1080000, 1080000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.8, 0.03, 0.0], 'O': [0.23, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.06, 0.0], 'I': [0.8, 0.06, 0.0], 'O': [0.23, 0.06, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [408, 1096832, 1096832], 'O': [120, 108000, 1080000], 'O_partial': [120, 0, 0], 'O_final': [0, 108000, 1080000]}<total_unit_count />{'W': [900, 1, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 900, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 900, 1, 1]}<duplicate_unit_count />{'W': [900.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2880, 288], [288, 288], [288, 0]]<I />[[6551840, 739328], [739328, 739328], [739328, 0]]<O />[[(5760000, 6480000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[360, 36], [4, 4], [1, 0]]<I />[[818980, 92416], [11552, 11552], [2888, 0]]<O />[[(720000, 810000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />6480000<idle />892800</mac_count></basic_info><energy><total_energy />14222910.2<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[310.4, 2288.0, 3846.4]<O />[566.4, 2230.4, 3747.2]</mem_energy_breakdown><MAC_energy><active_MAC />14165280.0<idle_MAC />44640.0<total />14209920.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1209<utilization_without_data_loading />0.1547<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.1376<mac_utilize_temporal_without_data_loading />0.1761</mac_array_utilization><latency><latency_cycle_with_data_loading />314048<latency_cycle_without_data_loading />245376<ideal_computing_cycle />43200<data_loading><load_cycle_total />68672<load_cycle_individual />{'W': [64, 32, 0], 'I': [22976, 68576, 0]}<load_cycle_combined />{'W': 96, 'I': 68576}</data_loading><mem_stalling><mem_stall_cycle_total />202176<mem_stall_cycle_individual />{'W': [[-43168], [-43200, -43200], [-43200, -43200]], 'I': [[-43168], [-2592, 202176], [-43200, -43200]], 'O': [[-43200], [-42560, 24320], [24288, -26336]]}<mem_stall_cycle_shared />{'W': [[-43168], [-43200, 202176], [0, 0]], 'I': [[-43168], [-2592, 202176], [0, 0]], 'O': [[-43200], [-42560, 24320], [24288, -26336]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [408, 1096832, 1096832], 'O': [120, 1080000, 1080000], 'O_partial': [120, 0, 0], 'O_final': [0, 1080000, 1080000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [367200, 1096832, 1096832], 'O': [108000, 1080000, 1080000]}<loop_cycles_each_level />{'W': [1350, 1350, 1350], 'I': [135, 1350, 1350], 'O': [135, 1350, 1350]}<top_ir_loop_size />{'W': [10, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 3.0], [2720.0, 812.5], [812.5, 812.5]], 'O': [[8.0, 0.9], [800.0, 800.0], [800.0, 800.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.5], [0.5, 0.1], [0.1, 0.1]], 'I': [[8.0, 27.2], [24480.0, 812.5], [812.5, 812.5]], 'O': [[8.0, 8.0], [7200.0, 800.0], [800.0, 800.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 27.2], [24480.0, 812.5], [812.5, 0]], 'O': [[8.0, 0.9], [800.0, 800.0], [800.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [25280.1, 1612.5], [812.5, 800.0]], 'I': [[8.0, 27.2], [25280.1, 1612.5], [812.5, 800.0]], 'O': [[8.0, 0.9], [25280.1, 1612.5], [812.5, 800.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1350], [1350, 1350, 1], [1350, 1350, 1]], 'I': [[1, 1, 1350], [15, 135, 10], [1350, 1350, 1]], 'O': [[1, 1, 1350], [135, 135, 10], [1350, 1350, 1]]}<trans_time_real />{'W': [[0, 1, 1350], [[1, 1350, 1], [0, 1350, 1]], [[0, 1350, 1], [0, 1350, 1]]], 'I': [[0, 1, 1350], [[6, 135, 10], [717, 135, 10]], [[2142, 1350, 1], [536, 1350, 1]]], 'O': [[0, 1, 1350], [[2, 135, 10], [211, 135, 10]], [[2109, 1350, 1], [527, 1350, 1]]]}<single_stall_cycle />{'W': [[-1], [-1349, -1350], [-1350, -1350]], 'I': [[-1], [-9, 702], [792, -814]], 'O': [[-1], [-133, 76], [759, -823]]}<single_stall_count />{'W': [1349, 0, 0], 'I': [1349, 9, 0], 'O': [1350, 10, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1350, 0]}, 1: {'W': [0, 0], 'I': [135, 0], 'O': [1350, 1350]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1350, -1350], [0, -1350]], 1: [[-1215, -1350], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>