// Seed: 2275572300
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wire id_2#(
        .id_7(""),
        .id_8(1),
        .id_9(1)
    ),
    input wire id_3,
    input wor id_4,
    output tri0 id_5
);
  wire id_10;
  union packed {
    logic id_11;
    logic id_12;
    logic id_13;
    logic id_14;
  } id_15;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_16;
endmodule
