config SOC_AMD_COMMON_BLOCK_PSP
	bool
	help
	  This option builds in the Platform Security Processor initialization
	  functions. Do not select this directly in SoC code, select
	  SOC_AMD_COMMON_BLOCK_PSP_GENx instead.

config SOC_AMD_COMMON_BLOCK_PSP_GEN1
	bool
	select SOC_AMD_COMMON_BLOCK_PSP
	help
	  Used by the PSP in AMD systems before family 17h, e.g. stoneyridge.

config SOC_AMD_COMMON_BLOCK_PSP_GEN2
	bool
	select SOC_AMD_COMMON_BLOCK_PSP
	select SOC_AMD_COMMON_BLOCK_SMN
	help
	  Used by the PSP in AMD family 17h, 19h and possibly newer CPUs.

config SOC_AMD_PSP_SELECTABLE_SMU_FW
	bool
	help
	  Some PSP implementations allow storing SMU firmware into cbfs and
	  calling the PSP to load the blobs at the proper time.

	  The soc/<codename> should select this if its PSP supports the feature
	  and each mainboard can choose to select an appropriate fanless or
	  fanned set of blobs.  Ask your AMD representative whether your APU
	  is considered fanless.

config SOC_AMD_COMMON_BLOCK_PSP_FUSE_SPL
	bool
	default n
	depends on SOC_AMD_COMMON_BLOCK_PSP_GEN2
	help
	  Enable sending of set SPL message to PSP. Enable this option if the platform
	  will require SPL fusing to be performed by PSP.

config PSP_PLATFORM_SECURE_BOOT
	bool "Platform secure boot enable"
	depends on SOC_AMD_COMMON_BLOCK_PSP_GEN2
	default n
	help
	  Select this config to enable PSP Platform Secure Boot.

	  Platform Secure Boot will automatically be fused on boot if the
	  coreboot ROM is properly signed and can not be disabled once fused.
	  Refer AMD PSB user guide doc# 56654, Revision# 1.00, this document is
	  only available with NDA customers.

config PSP_INCLUDES_HSP
	bool
	depends on SOC_AMD_COMMON_BLOCK_PSP
	default n
	help
	  Select this config to indicate SoC includes Hardware Security Processor(HSP).

config AMD_FWM_POSITION_20000_DEFAULT
	bool "0x20000"

config AMD_FWM_POSITION_420000_DEFAULT
	bool "0x420000"

config AMD_FWM_POSITION_820000_DEFAULT
	bool "0x820000"

config AMD_FWM_POSITION_C20000_DEFAULT
	bool "0xC20000"

config AMD_FWM_POSITION_E20000_DEFAULT
	bool "0xE20000"

config AMD_FWM_POSITION_F20000_DEFAULT
	bool "0xF20000"

config AMD_FWM_POSITION_FA0000_DEFAULT
	bool "0xFA0000"

choice AMD_FWM_POSITION_CHOICE
	prompt "AMD FW position"
	default AMD_FWM_POSITION_420000 if AMD_FWM_POSITION_420000_DEFAULT
	default AMD_FWM_POSITION_820000 if AMD_FWM_POSITION_820000_DEFAULT
	default AMD_FWM_POSITION_C20000 if AMD_FWM_POSITION_C20000_DEFAULT
	default AMD_FWM_POSITION_E20000 if AMD_FWM_POSITION_E20000_DEFAULT
	default AMD_FWM_POSITION_F20000 if AMD_FWM_POSITION_F20000_DEFAULT
	default AMD_FWM_POSITION_FA0000 if AMD_FWM_POSITION_FA0000_DEFAULT
	default AMD_FWM_POSITION_20000
	help
	  Set the position on flash offset where the AMD FW needs to be.
	  This position is relative to a 16MB flash window. If the flash
	  size is smaller than 16MB it gets mapped at the top of that window.

config AMD_FWM_POSITION_20000
	bool "0x20000"

config AMD_FWM_POSITION_420000
	bool "0x420000"

config AMD_FWM_POSITION_820000
	bool "0x820000"

config AMD_FWM_POSITION_C20000
	bool "0xC20000"

config AMD_FWM_POSITION_E20000
	bool "0xE20000"

config AMD_FWM_POSITION_F20000
	bool "0xF20000"

config AMD_FWM_POSITION_FA0000
	bool "0xFA0000"

endchoice

config AMD_FWM_POSITION
	hex
	default 0x20000 if AMD_FWM_POSITION_20000
	default 0x420000 if AMD_FWM_POSITION_420000
	default 0x820000 if AMD_FWM_POSITION_820000
	default 0xc20000 if AMD_FWM_POSITION_C20000
	default 0xe20000 if AMD_FWM_POSITION_E20000
	default 0xf20000 if AMD_FWM_POSITION_F20000
	default 0xfa0000 if AMD_FWM_POSITION_FA0000
