{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607958857801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958857807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:14:17 2020 " "Processing started: Mon Dec 14 18:14:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958857807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607958857807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr " "Command: quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607958857807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607958858196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb-usb " "Found design unit 1: usb-usb" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869908 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958869908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pzs_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/pzs_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pzs_test-pzs_test " "Found design unit 1: pzs_test-pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869910 ""} { "Info" "ISGN_ENTITY_NAME" "1 pzs_test " "Found entity 1: pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958869910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/monochr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/monochr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monochr-monochr " "Found design unit 1: monochr-monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869912 ""} { "Info" "ISGN_ENTITY_NAME" "1 monochr " "Found entity 1: monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958869912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/true_dpram_sclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/true_dpram_sclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dpram_sclk-rtl " "Found design unit 1: true_dpram_sclk-rtl" {  } { { "source/true_dpram_sclk.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869914 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dpram_sclk " "Found entity 1: true_dpram_sclk" {  } { { "source/true_dpram_sclk.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958869914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958869914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monochr " "Elaborating entity \"monochr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607958870036 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ccd_shsw monochr.vhd(27) " "VHDL Signal Declaration warning at monochr.vhd(27): used explicit default value for signal \"ccd_shsw\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958870037 "|monochr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "usb_siwua monochr.vhd(38) " "VHDL Signal Declaration warning at monochr.vhd(38): used explicit default value for signal \"usb_siwua\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958870037 "|monochr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_scl monochr.vhd(42) " "VHDL Signal Declaration warning at monochr.vhd(42): used explicit default value for signal \"r_scl\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958870037 "|monochr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccd_ready_reg monochr.vhd(133) " "Verilog HDL or VHDL warning at monochr.vhd(133): object \"ccd_ready_reg\" assigned a value but never read" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958870037 "|monochr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_trig_reg monochr.vhd(138) " "Verilog HDL or VHDL warning at monochr.vhd(138): object \"pc_trig_reg\" assigned a value but never read" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958870037 "|monochr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pzs_test pzs_test:COMP_CCD " "Elaborating entity \"pzs_test\" for hierarchy \"pzs_test:COMP_CCD\"" {  } { { "source/monochr.vhd" "COMP_CCD" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870038 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ccd_lines_number pzs_test.vhd(76) " "VHDL Signal Declaration warning at pzs_test.vhd(76): used explicit default value for signal \"ccd_lines_number\" because signal was never assigned a value" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958870039 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccd_lines_number pzs_test.vhd(120) " "VHDL Process Statement warning at pzs_test.vhd(120): signal \"ccd_lines_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958870040 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger_start pzs_test.vhd(128) " "VHDL Process Statement warning at pzs_test.vhd(128): signal \"trigger_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958870040 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_ready_reg pzs_test.vhd(129) " "VHDL Process Statement warning at pzs_test.vhd(129): signal \"line_ready_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958870040 "|monochr|pzs_test:COMP_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb usb:COMP_USB " "Elaborating entity \"usb\" for hierarchy \"usb:COMP_USB\"" {  } { { "source/monochr.vhd" "COMP_USB" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870114 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "command_reg usb.vhd(35) " "VHDL Signal Declaration warning at usb.vhd(35): used implicit default value for signal \"command_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607958870116 "|monochr|usb:COMP_USB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_delay_reg usb.vhd(43) " "Verilog HDL or VHDL warning at usb.vhd(43): object \"read_delay_reg\" assigned a value but never read" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958870116 "|monochr|usb:COMP_USB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dpram_sclk true_dpram_sclk:COMP_RAM " "Elaborating entity \"true_dpram_sclk\" for hierarchy \"true_dpram_sclk:COMP_RAM\"" {  } { { "source/monochr.vhd" "COMP_RAM" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870117 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "true_dpram_sclk:COMP_RAM\|ram " "RAM logic \"true_dpram_sclk:COMP_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "source/true_dpram_sclk.vhd" "ram" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1607958870453 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1607958870453 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "true_dpram_sclk:COMP_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"true_dpram_sclk:COMP_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6162 " "Parameter NUMWORDS_A set to 6162" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 6162 " "Parameter NUMWORDS_B set to 6162" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958870712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1607958870712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607958870712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958870767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6162 " "Parameter \"NUMWORDS_A\" = \"6162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 6162 " "Parameter \"NUMWORDS_B\" = \"6162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958870768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607958870768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmc1 " "Found entity 1: altsyncram_cmc1" {  } { { "db/altsyncram_cmc1.tdf" "" { Text "C:/TIM/Project/monochr/altera/db/altsyncram_cmc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958870809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958870809 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[0\] " "Inserted always-enabled tri-state buffer between \"usb_data\[0\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[1\] " "Inserted always-enabled tri-state buffer between \"usb_data\[1\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[2\] " "Inserted always-enabled tri-state buffer between \"usb_data\[2\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[3\] " "Inserted always-enabled tri-state buffer between \"usb_data\[3\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[4\] " "Inserted always-enabled tri-state buffer between \"usb_data\[4\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[5\] " "Inserted always-enabled tri-state buffer between \"usb_data\[5\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[6\] " "Inserted always-enabled tri-state buffer between \"usb_data\[6\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[7\] " "Inserted always-enabled tri-state buffer between \"usb_data\[7\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958871027 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1607958871027 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "r_sda " "Bidir \"r_sda\" has no driver" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607958871027 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1607958871027 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[0\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[1\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[2\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[3\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[4\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[5\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[6\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[7\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958871029 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1607958871029 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pzs_test:COMP_CCD\|line_ready_reg pzs_test:COMP_CCD\|line_ready_reg~_emulated pzs_test:COMP_CCD\|line_ready_reg~1 " "Register \"pzs_test:COMP_CCD\|line_ready_reg\" is converted into an equivalent circuit using register \"pzs_test:COMP_CCD\|line_ready_reg~_emulated\" and latch \"pzs_test:COMP_CCD\|line_ready_reg~1\"" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607958871031 "|monochr|pzs_test:COMP_CCD|line_ready_reg"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607958871031 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[0\]~synth " "Node \"usb_data\[0\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[1\]~synth " "Node \"usb_data\[1\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[2\]~synth " "Node \"usb_data\[2\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[3\]~synth " "Node \"usb_data\[3\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[4\]~synth " "Node \"usb_data\[4\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[5\]~synth " "Node \"usb_data\[5\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[6\]~synth " "Node \"usb_data\[6\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[7\]~synth " "Node \"usb_data\[7\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871175 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1607958871175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_shut GND " "Pin \"ccd_shut\" is stuck at GND" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|ccd_shut"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_shsw GND " "Pin \"ccd_shsw\" is stuck at GND" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|ccd_shsw"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_oe VCC " "Pin \"usb_oe\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|usb_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_rd VCC " "Pin \"usb_rd\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|usb_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_siwua VCC " "Pin \"usb_siwua\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|usb_siwua"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_scl VCC " "Pin \"r_scl\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958871176 "|monochr|r_scl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607958871176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607958871242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1607958871803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607958871929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_otr " "No output dependent on input pin \"adc_otr\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871985 "|monochr|adc_otr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "trigger_start " "No output dependent on input pin \"trigger_start\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871985 "|monochr|trigger_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_rxf " "No output dependent on input pin \"usb_rxf\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958871985 "|monochr|usb_rxf"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607958871985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607958871986 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607958871986 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1607958871986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607958871986 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1607958871986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607958871986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958872004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:14:32 2020 " "Processing ended: Mon Dec 14 18:14:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958872004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958872004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958872004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607958872004 ""}
