// Seed: 1211834161
program module_0 (
    output wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    output uwire id_5,
    input wor id_6,
    input uwire id_7
);
  assign module_1.id_16 = 0;
  tri1 id_9 = 1'b0;
endprogram
module module_1 #(
    parameter id_1  = 32'd87,
    parameter id_10 = 32'd8,
    parameter id_19 = 32'd76,
    parameter id_8  = 32'd78
) (
    output wire  id_0,
    input  uwire _id_1
    , _id_19,
    input  wor   id_2,
    output tri   id_3,
    output logic id_4,
    input  wand  id_5,
    output wire  id_6,
    output tri   id_7,
    input  tri1  _id_8,
    output tri0  id_9,
    input  wire  _id_10,
    output tri   id_11,
    input  tri0  id_12,
    input  wor   id_13,
    input  tri   id_14,
    input  uwire id_15,
    input  tri0  id_16,
    input  wor   id_17
);
  reg [id_19 : id_8] id_20, id_21;
  logic [7:0][-1] id_22 = id_15;
  supply1 id_23 = -1;
  initial id_4 <= #1 -1;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_5,
      id_2,
      id_13,
      id_7,
      id_12,
      id_16
  );
  initial id_21 <= id_8;
  assign id_21 = 1;
  assign id_6  = -1;
  wire [1  ^  id_1 : id_10] id_24, id_25;
endmodule
