Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb  8 12:36:57 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file fourier_bram_wrapper_timing_summary_routed.rpt -pb fourier_bram_wrapper_timing_summary_routed.pb -rpx fourier_bram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fourier_bram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.867        0.000                      0                30232        0.025        0.000                      0                30232        3.750        0.000                       0                 10274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_2  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.867        0.000                      0                28884        0.025        0.000                      0                28884        3.750        0.000                       0                 10273  
clk_fpga_2                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.966        0.000                      0                 1348        0.400        0.000                      0                 1348  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.349ns  (logic 0.896ns (26.755%)  route 2.453ns (73.245%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.498     9.681    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.546    10.351    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.475 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          0.913    11.388    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.533    12.712    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    12.255    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.953ns  (logic 2.446ns (61.881%)  route 1.507ns (38.119%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.658    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_6
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.571    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.062    12.888    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.308ns  (logic 0.896ns (27.084%)  route 2.412ns (72.916%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.498     9.681    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.546    10.351    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.475 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          0.873    11.347    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.533    12.712    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    12.255    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.932ns  (logic 2.425ns (61.677%)  route 1.507ns (38.323%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.658    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.971 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.971    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_4
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.571    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.062    12.888    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.276ns  (logic 0.896ns (27.352%)  route 2.380ns (72.648%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.498     9.681    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.546    10.351    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.475 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          0.840    11.315    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.533    12.712    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    12.255    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.858ns  (logic 2.351ns (60.942%)  route 1.507ns (39.058%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.658    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.897 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.897    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_5
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.571    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.062    12.888    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.212ns  (logic 0.896ns (27.896%)  route 2.316ns (72.104%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.498     9.681    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.546    10.351    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.475 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          0.776    11.251    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.533    12.712    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.255    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.842ns  (logic 2.335ns (60.780%)  route 1.507ns (39.220%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.658    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.881 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.881    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_7
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.571    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.062    12.888    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.839ns  (logic 2.332ns (60.749%)  route 1.507ns (39.251%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_6
    SLICE_X28Y42         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.570    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y42         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y42         FDCE (Setup_fdce_C_D)        0.062    12.887    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.818ns  (logic 2.311ns (60.533%)  route 1.507ns (39.467%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 8.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.745     8.039    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X26Y37         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.524     8.563 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.495     9.058    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X26Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.506     9.689    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.505    10.318    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.974 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.974    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.088    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.316    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.430    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.857 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.857    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_4
    SLICE_X28Y42         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.570    12.750    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y42         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y42         FDCE (Setup_fdce_C_D)        0.062    12.887    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  1.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.866%)  route 0.179ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.553     0.889    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X46Y29         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[17]/Q
                         net (fo=1, routed)           0.179     1.231    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/o_qReal[17]
    SLICE_X50Y30         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.815     1.181    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X50Y30         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[42]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         FDCE (Hold_fdce_C_D)         0.060     1.206    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.808%)  route 0.222ns (61.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.553     0.889    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X44Y29         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[9]/Q
                         net (fo=1, routed)           0.222     1.252    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/o_qReal[9]
    SLICE_X50Y30         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.815     1.181    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X50Y30         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[34]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         FDCE (Hold_fdce_C_D)         0.076     1.222    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWdata_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aImag_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/r_aImag_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.131%)  route 0.192ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.551     0.887    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X50Y31         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aImag_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aImag_reg[17]/Q
                         net (fo=1, routed)           0.192     1.242    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/Q[17]
    SLICE_X42Y31         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/r_aImag_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.820     1.186    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X42Y31         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/r_aImag_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.059     1.210    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_ComplexMultiply/r_aImag_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.924%)  route 0.185ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.552     0.888    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X50Y53         FDRE                                         r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.185     1.237    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X46Y52         RAMS32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.825     1.191    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y52         RAMS32                                       r  fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.048     1.204    fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y82  fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y82  fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.095%)  route 7.980ns (93.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y39         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.569    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y39         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.419    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.095%)  route 7.980ns (93.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y39         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.569    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y39         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[13]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.419    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[13]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.095%)  route 7.980ns (93.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y39         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.569    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y39         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[14]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.419    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[14]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.095%)  route 7.980ns (93.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y39         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.569    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y39         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[15]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.419    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[15]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.096%)  route 7.980ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X25Y40         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.570    12.750    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X25Y40         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[10]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[10]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.096%)  route 7.980ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X25Y40         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.570    12.750    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X25Y40         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[1]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.518ns (6.096%)  route 7.980ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.980    11.453    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X25Y40         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.570    12.750    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X25Y40         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[0]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X25Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.518ns (6.099%)  route 7.976ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.976    11.449    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X29Y39         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.569    12.748    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X29Y39         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[2]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.419    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 0.518ns (6.109%)  route 7.962ns (93.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.962    11.435    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y38         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.568    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y38         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[10]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.418    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[10]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 0.518ns (6.109%)  route 7.962ns (93.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.661     2.955    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     3.473 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        7.962    11.435    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_reset
    SLICE_X28Y38         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       1.568    12.748    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X28Y38         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.418    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[20]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[21]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[22]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[23]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X35Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X35Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[20]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X35Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X35Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[21]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X35Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X35Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[22]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.035%)  route 0.200ns (54.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.200     1.259    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X35Y33         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.823     1.189    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X35Y33         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[23]/C
                         clock pessimism             -0.263     0.926    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_aReal_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.330%)  route 0.253ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.253     1.311    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y32         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.822     1.188    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y32         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[16]/C
                         clock pessimism             -0.263     0.924    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.330%)  route 0.253ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.559     0.895    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.253     1.311    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_reset
    SLICE_X34Y32         FDCE                                         f  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10273, routed)       0.822     1.188    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/i_clk
    SLICE_X34Y32         FDCE                                         r  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[17]/C
                         clock pessimism             -0.263     0.924    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.454    





