---------------------------------------------------------
Input and output vectors:
---------------------------------------------------------

Name			| Direction		| Number of data 			| Data representation

init			 	| Input         | INIT_IN_LENGTH=3 			|data type "data_t_init_in" is floating-point single precision (32 bits)
sc_in			 	| Input         | SC_IN_IN_LENGTH=5 			|data type "data_t_sc_in_in" is floating-point single precision (32 bits)
block			 	| Input         | BLOCK_IN_LENGTH=765 			|data type "data_t_block_in" is floating-point single precision (32 bits)
out_block			 	| Input         | OUT_BLOCK_IN_LENGTH=60 			|data type "data_t_out_block_in" is floating-point single precision (32 bits)
v_in			 	| Input         | V_IN_IN_LENGTH=374 			|data type "data_t_v_in_in" is floating-point single precision (32 bits)
v_out			 	| Output         | V_OUT_OUT_LENGTH=374 			|data type "data_t_v_out_in" is floating-point single precision (32 bits)
sc_out			 	| Output         | SC_OUT_OUT_LENGTH=5 			|data type "data_t_sc_out_in" is floating-point single precision (32 bits)


---------------------------------------------------------
IP design C/RTL test(s): input and output vectors has been mapped into a virtual memory at the following addresses:
(the virtual memory is used by foo_test.cpp)
---------------------------------------------------------

Name			| Base address in Byte

init			 	| 0x00000000 <- 0
sc_in			 	| 0x0000000C <- (INIT_IN_LENGTH)*4
block			 	| 0x00000020 <- (INIT_IN_LENGTH+SC_IN_IN_LENGTH)*4
out_block			 	| 0x00000C14 <- (INIT_IN_LENGTH+SC_IN_IN_LENGTH+BLOCK_IN_LENGTH)*4
v_in			 	| 0x00000D04 <- (INIT_IN_LENGTH+SC_IN_IN_LENGTH+BLOCK_IN_LENGTH+OUT_BLOCK_IN_LENGTH)*4
v_out			 	| 0x000012DC <- (INIT_IN_LENGTH+SC_IN_IN_LENGTH+BLOCK_IN_LENGTH+OUT_BLOCK_IN_LENGTH+V_IN_IN_LENGTH)*4
sc_out			 	| 0x000018B4 <- (INIT_IN_LENGTH+SC_IN_IN_LENGTH+BLOCK_IN_LENGTH+OUT_BLOCK_IN_LENGTH+V_IN_IN_LENGTH+V_OUT_OUT_LENGTH)*4


---------------------------------------------------------
IP build report: my_project0
----------------------------------------------------------


Timing:
------------------------

* IP
   target clock period (ns): 6.00
   estimated clock period (ns): 8.37

	* User function
	   target clock period (ns): 6.00
	   estimated clock period (ns): 8.37

WARNING: Time constraints might NOT be met during IP prototyping. You might increase clock target period to met time constraints.


Latency:
------------------------

* IP
   latency (clock cycles): 6707
   latency (us): 40.242

	* User function
	   latency (clock cycles): 5064
	   latency (us): 30.384


Resource utilization:
------------------------

* IP
   BRAM_18K: 28 (10%) used out off 280 available.
   DSP48E: 20 (9%) used out off 220 available.
   FF: 12339 (11%) used out off 106400 available.
   LUT: 13282 (24%) used out off 53200 available.

	* User function
	   BRAM_18K: 19 (6%) used out off 280 available.
	   DSP48E: 20 (9%) used out off 220 available.
	   FF: 10694 (10%) used out off 106400 available.
	   LUT: 11104 (20%) used out off 53200 available.

NOTE: IP design performance might be enhanced by adding directives from Vivado_HLS GUI interface. Run "tclapp::icl::protoip::ip_design_build_debug" to open my_project0 with Vivado_HLS GUI interface.
