{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494524098403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494524098409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 14:34:58 2017 " "Processing started: Thu May 11 14:34:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494524098409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494524098409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topo -c topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494524098409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494524098854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494524113611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Conta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_Conta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Conta-bhv " "Found design unit 1: FSM_Conta-bhv" {  } { { "FSM_Conta.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/FSM_Conta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113616 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Conta " "Found entity 1: FSM_Conta" {  } { { "FSM_Conta.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/FSM_Conta.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494524113616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topo_bhv " "Found design unit 1: topo-topo_bhv" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113620 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/topo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494524113620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494524113620 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "LEDR topo.vhd(33) " "VHDL Interface Declaration error in topo.vhd(33): interface object \"LEDR\" of mode out cannot be read. Change object mode to buffer." {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Aula7a/topo.vhd" 33 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1494524113623 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494524113773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 11 14:35:13 2017 " "Processing ended: Thu May 11 14:35:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494524113773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494524113773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494524113773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494524113773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494524113960 ""}
