Simulator report for Verilog1
Thu Apr 27 11:30:25 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------+
; Simulator Summary                            ;
+-----------------------------+----------------+
; Type                        ; Value          ;
+-----------------------------+----------------+
; Simulation Start Time       ; 0 ps           ;
; Simulation End Time         ; 1.0 us         ;
; Simulation Netlist Size     ; 56 nodes       ;
; Simulation Coverage         ;       1.59 %   ;
; Total Number of Transitions ; 202            ;
; Simulation Breakpoints      ; 0              ;
; Family                      ; FLEX10K        ;
; Device                      ; EPF10K10LC84-3 ;
+-----------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       1.59 % ;
; Total nodes checked                                 ; 56           ;
; Total output ports checked                          ; 63           ;
; Total output ports with complete 1/0-value coverage ; 1            ;
; Total output ports with no 1/0-value coverage       ; 59           ;
; Total output ports with no 1-value coverage         ; 60           ;
; Total output ports with no 0-value coverage         ; 61           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------+
; Complete 1/0-Value Coverage                             ;
+---------------+----------------------+------------------+
; Node Name     ; Output Port Name     ; Output Port Type ;
+---------------+----------------------+------------------+
; |Verilog1|clk ; |Verilog1|clk~corein ; dataout          ;
+---------------+----------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |Verilog1|C[0]~reg0                                                           ; |Verilog1|C[0]~reg0                                                           ; data_out0        ;
; |Verilog1|C[1]~reg0                                                           ; |Verilog1|C[1]~reg0                                                           ; data_out0        ;
; |Verilog1|C[2]~reg0                                                           ; |Verilog1|C[2]~reg0                                                           ; data_out0        ;
; |Verilog1|C[3]~reg0                                                           ; |Verilog1|C[3]~reg0                                                           ; data_out0        ;
; |Verilog1|ZF~reg0                                                             ; |Verilog1|ZF~reg0                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Verilog1|temp~0                                                              ; |Verilog1|temp~0                                                              ; data_out0        ;
; |Verilog1|Mux3~13                                                             ; |Verilog1|Mux3~13                                                             ; data_out0        ;
; |Verilog1|temp~4                                                              ; |Verilog1|temp~4                                                              ; data_out0        ;
; |Verilog1|Mux3~14                                                             ; |Verilog1|Mux3~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Verilog1|Mux2~13                                                             ; |Verilog1|Mux2~13                                                             ; data_out0        ;
; |Verilog1|Mux2~14                                                             ; |Verilog1|Mux2~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Verilog1|Mux2~15                                                             ; |Verilog1|Mux2~15                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Verilog1|temp~2                                                              ; |Verilog1|temp~2                                                              ; data_out0        ;
; |Verilog1|Mux1~13                                                             ; |Verilog1|Mux1~13                                                             ; data_out0        ;
; |Verilog1|temp~6                                                              ; |Verilog1|temp~6                                                              ; data_out0        ;
; |Verilog1|Mux1~14                                                             ; |Verilog1|Mux1~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Verilog1|Mux0~12                                                             ; |Verilog1|Mux0~12                                                             ; data_out0        ;
; |Verilog1|Mux0~13                                                             ; |Verilog1|Mux0~13                                                             ; data_out0        ;
; |Verilog1|Mux0~14                                                             ; |Verilog1|Mux0~14                                                             ; data_out0        ;
; |Verilog1|Mux4~648                                                            ; |Verilog1|Mux4~648                                                            ; data_out0        ;
; |Verilog1|Mux4~649                                                            ; |Verilog1|Mux4~649                                                            ; data_out0        ;
; |Verilog1|Mux4~650                                                            ; |Verilog1|Mux4~650                                                            ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; |Verilog1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; data_out0        ;
; |Verilog1|Mux4~655                                                            ; |Verilog1|Mux4~663                                                            ; cascout          ;
; |Verilog1|Mux4~657                                                            ; |Verilog1|Mux4~657                                                            ; data_out0        ;
; |Verilog1|Equal0~46                                                           ; |Verilog1|Equal0~51                                                           ; cascout          ;
; |Verilog1|Equal0~48                                                           ; |Verilog1|Equal0~48                                                           ; data_out0        ;
; |Verilog1|opcode[1]                                                           ; |Verilog1|opcode[1]~corein                                                    ; dataout          ;
; |Verilog1|B[0]                                                                ; |Verilog1|B[0]~corein                                                         ; dataout          ;
; |Verilog1|A[0]                                                                ; |Verilog1|A[0]~corein                                                         ; dataout          ;
; |Verilog1|opcode[0]                                                           ; |Verilog1|opcode[0]~corein                                                    ; dataout          ;
; |Verilog1|opcode[2]                                                           ; |Verilog1|opcode[2]~corein                                                    ; dataout          ;
; |Verilog1|reset                                                               ; |Verilog1|reset~corein                                                        ; dataout          ;
; |Verilog1|A[1]                                                                ; |Verilog1|A[1]~corein                                                         ; dataout          ;
; |Verilog1|B[1]                                                                ; |Verilog1|B[1]~corein                                                         ; dataout          ;
; |Verilog1|B[2]                                                                ; |Verilog1|B[2]~corein                                                         ; dataout          ;
; |Verilog1|A[2]                                                                ; |Verilog1|A[2]~corein                                                         ; dataout          ;
; |Verilog1|A[3]                                                                ; |Verilog1|A[3]~corein                                                         ; dataout          ;
; |Verilog1|B[3]                                                                ; |Verilog1|B[3]~corein                                                         ; dataout          ;
; |Verilog1|C[0]                                                                ; |Verilog1|C[0]                                                                ; padio            ;
; |Verilog1|C[1]                                                                ; |Verilog1|C[1]                                                                ; padio            ;
; |Verilog1|C[2]                                                                ; |Verilog1|C[2]                                                                ; padio            ;
; |Verilog1|C[3]                                                                ; |Verilog1|C[3]                                                                ; padio            ;
; |Verilog1|ZF                                                                  ; |Verilog1|ZF                                                                  ; padio            ;
; |Verilog1|SF                                                                  ; |Verilog1|SF                                                                  ; padio            ;
; |Verilog1|C[3]~6                                                              ; |Verilog1|C[3]~6                                                              ; data_out0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |Verilog1|C[0]~reg0                                                           ; |Verilog1|C[0]~reg0                                                           ; data_out0        ;
; |Verilog1|C[1]~reg0                                                           ; |Verilog1|C[1]~reg0                                                           ; data_out0        ;
; |Verilog1|C[2]~reg0                                                           ; |Verilog1|C[2]~reg0                                                           ; data_out0        ;
; |Verilog1|C[3]~reg0                                                           ; |Verilog1|C[3]~reg0                                                           ; data_out0        ;
; |Verilog1|CF~reg0                                                             ; |Verilog1|CF~reg0                                                             ; data_out0        ;
; |Verilog1|ZF~reg0                                                             ; |Verilog1|ZF~reg0                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Verilog1|temp~0                                                              ; |Verilog1|temp~0                                                              ; data_out0        ;
; |Verilog1|Mux3~13                                                             ; |Verilog1|Mux3~13                                                             ; data_out0        ;
; |Verilog1|temp~4                                                              ; |Verilog1|temp~4                                                              ; data_out0        ;
; |Verilog1|Mux3~14                                                             ; |Verilog1|Mux3~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Verilog1|Mux2~13                                                             ; |Verilog1|Mux2~13                                                             ; data_out0        ;
; |Verilog1|Mux2~14                                                             ; |Verilog1|Mux2~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Verilog1|Mux2~15                                                             ; |Verilog1|Mux2~15                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Verilog1|temp~2                                                              ; |Verilog1|temp~2                                                              ; data_out0        ;
; |Verilog1|Mux1~13                                                             ; |Verilog1|Mux1~13                                                             ; data_out0        ;
; |Verilog1|temp~6                                                              ; |Verilog1|temp~6                                                              ; data_out0        ;
; |Verilog1|Mux1~14                                                             ; |Verilog1|Mux1~14                                                             ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; data_out0        ;
; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Verilog1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Verilog1|Mux0~12                                                             ; |Verilog1|Mux0~12                                                             ; data_out0        ;
; |Verilog1|Mux0~13                                                             ; |Verilog1|Mux0~13                                                             ; data_out0        ;
; |Verilog1|Mux0~14                                                             ; |Verilog1|Mux0~14                                                             ; data_out0        ;
; |Verilog1|Mux4~648                                                            ; |Verilog1|Mux4~648                                                            ; data_out0        ;
; |Verilog1|Mux4~649                                                            ; |Verilog1|Mux4~649                                                            ; data_out0        ;
; |Verilog1|Mux4~650                                                            ; |Verilog1|Mux4~650                                                            ; data_out0        ;
; |Verilog1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; |Verilog1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; data_out0        ;
; |Verilog1|Mux4~655                                                            ; |Verilog1|Mux4~663                                                            ; cascout          ;
; |Verilog1|Mux4~657                                                            ; |Verilog1|Mux4~657                                                            ; data_out0        ;
; |Verilog1|Equal0~46                                                           ; |Verilog1|Equal0~51                                                           ; cascout          ;
; |Verilog1|Equal0~48                                                           ; |Verilog1|Equal0~48                                                           ; data_out0        ;
; |Verilog1|opcode[1]                                                           ; |Verilog1|opcode[1]~corein                                                    ; dataout          ;
; |Verilog1|B[0]                                                                ; |Verilog1|B[0]~corein                                                         ; dataout          ;
; |Verilog1|A[0]                                                                ; |Verilog1|A[0]~corein                                                         ; dataout          ;
; |Verilog1|opcode[0]                                                           ; |Verilog1|opcode[0]~corein                                                    ; dataout          ;
; |Verilog1|opcode[2]                                                           ; |Verilog1|opcode[2]~corein                                                    ; dataout          ;
; |Verilog1|A[1]                                                                ; |Verilog1|A[1]~corein                                                         ; dataout          ;
; |Verilog1|B[1]                                                                ; |Verilog1|B[1]~corein                                                         ; dataout          ;
; |Verilog1|B[2]                                                                ; |Verilog1|B[2]~corein                                                         ; dataout          ;
; |Verilog1|A[2]                                                                ; |Verilog1|A[2]~corein                                                         ; dataout          ;
; |Verilog1|A[3]                                                                ; |Verilog1|A[3]~corein                                                         ; dataout          ;
; |Verilog1|B[3]                                                                ; |Verilog1|B[3]~corein                                                         ; dataout          ;
; |Verilog1|C[0]                                                                ; |Verilog1|C[0]                                                                ; padio            ;
; |Verilog1|C[1]                                                                ; |Verilog1|C[1]                                                                ; padio            ;
; |Verilog1|C[2]                                                                ; |Verilog1|C[2]                                                                ; padio            ;
; |Verilog1|C[3]                                                                ; |Verilog1|C[3]                                                                ; padio            ;
; |Verilog1|CF                                                                  ; |Verilog1|CF                                                                  ; padio            ;
; |Verilog1|ZF                                                                  ; |Verilog1|ZF                                                                  ; padio            ;
; |Verilog1|SF                                                                  ; |Verilog1|SF                                                                  ; padio            ;
; |Verilog1|C[3]~6                                                              ; |Verilog1|C[3]~6                                                              ; data_out0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Apr 27 11:30:24 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Verilog1 -c Verilog1
Info: Using vector source file "D:/New folder/altera/81/quartus/Verilog1.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |Verilog1|ZF~reg0
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       1.59 %
Info: Number of transitions in simulation is 202
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Thu Apr 27 11:30:25 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


