
005_CHANGETASK_PRIORTY_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003994  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003b24  08003b24  00013b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003ba4  08003ba4  00013ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003ba8  08003ba8  00013ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  08003bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  7 .bss          00012e00  2000002c  2000002c  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012e2c  20012e2c  0002002c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c526  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001ed2  00000000  00000000  0002c582  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a28  00000000  00000000  0002e458  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000930  00000000  00000000  0002ee80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000053ab  00000000  00000000  0002f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003dff  00000000  00000000  00034b5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003895a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000029d0  00000000  00000000  000389d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003b3a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b0c 	.word	0x08003b0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	08003b0c 	.word	0x08003b0c

080001d0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80001dc:	4b34      	ldr	r3, [pc, #208]	; (80002b0 <EXTI_Init+0xe0>)
 80001de:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	799b      	ldrb	r3, [r3, #6]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d04f      	beq.n	8000288 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80001e8:	4931      	ldr	r1, [pc, #196]	; (80002b0 <EXTI_Init+0xe0>)
 80001ea:	4b31      	ldr	r3, [pc, #196]	; (80002b0 <EXTI_Init+0xe0>)
 80001ec:	681a      	ldr	r2, [r3, #0]
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	43db      	mvns	r3, r3
 80001f4:	4013      	ands	r3, r2
 80001f6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80001f8:	492d      	ldr	r1, [pc, #180]	; (80002b0 <EXTI_Init+0xe0>)
 80001fa:	4b2d      	ldr	r3, [pc, #180]	; (80002b0 <EXTI_Init+0xe0>)
 80001fc:	685a      	ldr	r2, [r3, #4]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	43db      	mvns	r3, r3
 8000204:	4013      	ands	r3, r2
 8000206:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	791b      	ldrb	r3, [r3, #4]
 800020c:	461a      	mov	r2, r3
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	4413      	add	r3, r2
 8000212:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	68fa      	ldr	r2, [r7, #12]
 8000218:	6811      	ldr	r1, [r2, #0]
 800021a:	687a      	ldr	r2, [r7, #4]
 800021c:	6812      	ldr	r2, [r2, #0]
 800021e:	430a      	orrs	r2, r1
 8000220:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000222:	4923      	ldr	r1, [pc, #140]	; (80002b0 <EXTI_Init+0xe0>)
 8000224:	4b22      	ldr	r3, [pc, #136]	; (80002b0 <EXTI_Init+0xe0>)
 8000226:	689a      	ldr	r2, [r3, #8]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	43db      	mvns	r3, r3
 800022e:	4013      	ands	r3, r2
 8000230:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000232:	491f      	ldr	r1, [pc, #124]	; (80002b0 <EXTI_Init+0xe0>)
 8000234:	4b1e      	ldr	r3, [pc, #120]	; (80002b0 <EXTI_Init+0xe0>)
 8000236:	68da      	ldr	r2, [r3, #12]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	43db      	mvns	r3, r3
 800023e:	4013      	ands	r3, r2
 8000240:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	795b      	ldrb	r3, [r3, #5]
 8000246:	2b10      	cmp	r3, #16
 8000248:	d10e      	bne.n	8000268 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800024a:	4919      	ldr	r1, [pc, #100]	; (80002b0 <EXTI_Init+0xe0>)
 800024c:	4b18      	ldr	r3, [pc, #96]	; (80002b0 <EXTI_Init+0xe0>)
 800024e:	689a      	ldr	r2, [r3, #8]
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4313      	orrs	r3, r2
 8000256:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000258:	4915      	ldr	r1, [pc, #84]	; (80002b0 <EXTI_Init+0xe0>)
 800025a:	4b15      	ldr	r3, [pc, #84]	; (80002b0 <EXTI_Init+0xe0>)
 800025c:	68da      	ldr	r2, [r3, #12]
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4313      	orrs	r3, r2
 8000264:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000266:	e01d      	b.n	80002a4 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000268:	4b11      	ldr	r3, [pc, #68]	; (80002b0 <EXTI_Init+0xe0>)
 800026a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	795b      	ldrb	r3, [r3, #5]
 8000270:	461a      	mov	r2, r3
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	4413      	add	r3, r2
 8000276:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	68fa      	ldr	r2, [r7, #12]
 800027c:	6811      	ldr	r1, [r2, #0]
 800027e:	687a      	ldr	r2, [r7, #4]
 8000280:	6812      	ldr	r2, [r2, #0]
 8000282:	430a      	orrs	r2, r1
 8000284:	601a      	str	r2, [r3, #0]
}
 8000286:	e00d      	b.n	80002a4 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	791b      	ldrb	r3, [r3, #4]
 800028c:	461a      	mov	r2, r3
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	4413      	add	r3, r2
 8000292:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	68fa      	ldr	r2, [r7, #12]
 8000298:	6811      	ldr	r1, [r2, #0]
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	6812      	ldr	r2, [r2, #0]
 800029e:	43d2      	mvns	r2, r2
 80002a0:	400a      	ands	r2, r1
 80002a2:	601a      	str	r2, [r3, #0]
}
 80002a4:	bf00      	nop
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	40013c00 	.word	0x40013c00

080002b4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80002bc:	4a04      	ldr	r2, [pc, #16]	; (80002d0 <EXTI_ClearITPendingBit+0x1c>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	6153      	str	r3, [r2, #20]
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40013c00 	.word	0x40013c00

080002d4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b087      	sub	sp, #28
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80002de:	2300      	movs	r3, #0
 80002e0:	617b      	str	r3, [r7, #20]
 80002e2:	2300      	movs	r3, #0
 80002e4:	613b      	str	r3, [r7, #16]
 80002e6:	2300      	movs	r3, #0
 80002e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002ea:	2300      	movs	r3, #0
 80002ec:	617b      	str	r3, [r7, #20]
 80002ee:	e076      	b.n	80003de <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80002f0:	2201      	movs	r2, #1
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	fa02 f303 	lsl.w	r3, r2, r3
 80002f8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	693b      	ldr	r3, [r7, #16]
 8000300:	4013      	ands	r3, r2
 8000302:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000304:	68fa      	ldr	r2, [r7, #12]
 8000306:	693b      	ldr	r3, [r7, #16]
 8000308:	429a      	cmp	r2, r3
 800030a:	d165      	bne.n	80003d8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	005b      	lsls	r3, r3, #1
 8000314:	2103      	movs	r1, #3
 8000316:	fa01 f303 	lsl.w	r3, r1, r3
 800031a:	43db      	mvns	r3, r3
 800031c:	401a      	ands	r2, r3
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	791b      	ldrb	r3, [r3, #4]
 800032a:	4619      	mov	r1, r3
 800032c:	697b      	ldr	r3, [r7, #20]
 800032e:	005b      	lsls	r3, r3, #1
 8000330:	fa01 f303 	lsl.w	r3, r1, r3
 8000334:	431a      	orrs	r2, r3
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	791b      	ldrb	r3, [r3, #4]
 800033e:	2b01      	cmp	r3, #1
 8000340:	d003      	beq.n	800034a <GPIO_Init+0x76>
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	791b      	ldrb	r3, [r3, #4]
 8000346:	2b02      	cmp	r3, #2
 8000348:	d12e      	bne.n	80003a8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	689a      	ldr	r2, [r3, #8]
 800034e:	697b      	ldr	r3, [r7, #20]
 8000350:	005b      	lsls	r3, r3, #1
 8000352:	2103      	movs	r1, #3
 8000354:	fa01 f303 	lsl.w	r3, r1, r3
 8000358:	43db      	mvns	r3, r3
 800035a:	401a      	ands	r2, r3
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	689a      	ldr	r2, [r3, #8]
 8000364:	683b      	ldr	r3, [r7, #0]
 8000366:	795b      	ldrb	r3, [r3, #5]
 8000368:	4619      	mov	r1, r3
 800036a:	697b      	ldr	r3, [r7, #20]
 800036c:	005b      	lsls	r3, r3, #1
 800036e:	fa01 f303 	lsl.w	r3, r1, r3
 8000372:	431a      	orrs	r2, r3
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	685a      	ldr	r2, [r3, #4]
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	b29b      	uxth	r3, r3
 8000380:	4619      	mov	r1, r3
 8000382:	2301      	movs	r3, #1
 8000384:	408b      	lsls	r3, r1
 8000386:	43db      	mvns	r3, r3
 8000388:	401a      	ands	r2, r3
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	683a      	ldr	r2, [r7, #0]
 8000394:	7992      	ldrb	r2, [r2, #6]
 8000396:	4611      	mov	r1, r2
 8000398:	697a      	ldr	r2, [r7, #20]
 800039a:	b292      	uxth	r2, r2
 800039c:	fa01 f202 	lsl.w	r2, r1, r2
 80003a0:	b292      	uxth	r2, r2
 80003a2:	431a      	orrs	r2, r3
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	68da      	ldr	r2, [r3, #12]
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	b29b      	uxth	r3, r3
 80003b0:	005b      	lsls	r3, r3, #1
 80003b2:	2103      	movs	r1, #3
 80003b4:	fa01 f303 	lsl.w	r3, r1, r3
 80003b8:	43db      	mvns	r3, r3
 80003ba:	401a      	ands	r2, r3
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	68da      	ldr	r2, [r3, #12]
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	79db      	ldrb	r3, [r3, #7]
 80003c8:	4619      	mov	r1, r3
 80003ca:	697b      	ldr	r3, [r7, #20]
 80003cc:	005b      	lsls	r3, r3, #1
 80003ce:	fa01 f303 	lsl.w	r3, r1, r3
 80003d2:	431a      	orrs	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003d8:	697b      	ldr	r3, [r7, #20]
 80003da:	3301      	adds	r3, #1
 80003dc:	617b      	str	r3, [r7, #20]
 80003de:	697b      	ldr	r3, [r7, #20]
 80003e0:	2b0f      	cmp	r3, #15
 80003e2:	d985      	bls.n	80002f0 <GPIO_Init+0x1c>
    }
  }
}
 80003e4:	bf00      	nop
 80003e6:	371c      	adds	r7, #28
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr

080003f0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
 80003f8:	460b      	mov	r3, r1
 80003fa:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80003fc:	2300      	movs	r3, #0
 80003fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	691a      	ldr	r2, [r3, #16]
 8000404:	887b      	ldrh	r3, [r7, #2]
 8000406:	4013      	ands	r3, r2
 8000408:	2b00      	cmp	r3, #0
 800040a:	d002      	beq.n	8000412 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800040c:	2301      	movs	r3, #1
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e001      	b.n	8000416 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000412:	2300      	movs	r3, #0
 8000414:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000416:	7bfb      	ldrb	r3, [r7, #15]
}
 8000418:	4618      	mov	r0, r3
 800041a:	3714      	adds	r7, #20
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr

08000424 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	460b      	mov	r3, r1
 800042e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	695a      	ldr	r2, [r3, #20]
 8000434:	887b      	ldrh	r3, [r7, #2]
 8000436:	405a      	eors	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	615a      	str	r2, [r3, #20]
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	807b      	strh	r3, [r7, #2]
 8000454:	4613      	mov	r3, r2
 8000456:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000458:	2300      	movs	r3, #0
 800045a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800045c:	2300      	movs	r3, #0
 800045e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000460:	787a      	ldrb	r2, [r7, #1]
 8000462:	887b      	ldrh	r3, [r7, #2]
 8000464:	f003 0307 	and.w	r3, r3, #7
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	fa02 f303 	lsl.w	r3, r2, r3
 800046e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000470:	887b      	ldrh	r3, [r7, #2]
 8000472:	08db      	lsrs	r3, r3, #3
 8000474:	b29b      	uxth	r3, r3
 8000476:	4618      	mov	r0, r3
 8000478:	887b      	ldrh	r3, [r7, #2]
 800047a:	08db      	lsrs	r3, r3, #3
 800047c:	b29b      	uxth	r3, r3
 800047e:	461a      	mov	r2, r3
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3208      	adds	r2, #8
 8000484:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000488:	887b      	ldrh	r3, [r7, #2]
 800048a:	f003 0307 	and.w	r3, r3, #7
 800048e:	009b      	lsls	r3, r3, #2
 8000490:	210f      	movs	r1, #15
 8000492:	fa01 f303 	lsl.w	r3, r1, r3
 8000496:	43db      	mvns	r3, r3
 8000498:	ea02 0103 	and.w	r1, r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	f100 0208 	add.w	r2, r0, #8
 80004a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80004a6:	887b      	ldrh	r3, [r7, #2]
 80004a8:	08db      	lsrs	r3, r3, #3
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	461a      	mov	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	3208      	adds	r2, #8
 80004b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	4313      	orrs	r3, r2
 80004ba:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80004bc:	887b      	ldrh	r3, [r7, #2]
 80004be:	08db      	lsrs	r3, r3, #3
 80004c0:	b29b      	uxth	r3, r3
 80004c2:	461a      	mov	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	3208      	adds	r2, #8
 80004c8:	68b9      	ldr	r1, [r7, #8]
 80004ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004ce:	bf00      	nop
 80004d0:	3714      	adds	r7, #20
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
	...

080004dc <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004e0:	4a12      	ldr	r2, [pc, #72]	; (800052c <RCC_DeInit+0x50>)
 80004e2:	4b12      	ldr	r3, [pc, #72]	; (800052c <RCC_DeInit+0x50>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <RCC_DeInit+0x50>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 80004f2:	4a0e      	ldr	r2, [pc, #56]	; (800052c <RCC_DeInit+0x50>)
 80004f4:	4b0d      	ldr	r3, [pc, #52]	; (800052c <RCC_DeInit+0x50>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80004fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000500:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <RCC_DeInit+0x50>)
 8000504:	4a0a      	ldr	r2, [pc, #40]	; (8000530 <RCC_DeInit+0x54>)
 8000506:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000508:	4b08      	ldr	r3, [pc, #32]	; (800052c <RCC_DeInit+0x50>)
 800050a:	4a0a      	ldr	r2, [pc, #40]	; (8000534 <RCC_DeInit+0x58>)
 800050c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000510:	4a06      	ldr	r2, [pc, #24]	; (800052c <RCC_DeInit+0x50>)
 8000512:	4b06      	ldr	r3, [pc, #24]	; (800052c <RCC_DeInit+0x50>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800051a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800051c:	4b03      	ldr	r3, [pc, #12]	; (800052c <RCC_DeInit+0x50>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8000522:	bf00      	nop
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	40023800 	.word	0x40023800
 8000530:	24003010 	.word	0x24003010
 8000534:	20003000 	.word	0x20003000

08000538 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000538:	b480      	push	{r7}
 800053a:	b089      	sub	sp, #36	; 0x24
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
 8000544:	2300      	movs	r3, #0
 8000546:	617b      	str	r3, [r7, #20]
 8000548:	2300      	movs	r3, #0
 800054a:	61fb      	str	r3, [r7, #28]
 800054c:	2302      	movs	r3, #2
 800054e:	613b      	str	r3, [r7, #16]
 8000550:	2300      	movs	r3, #0
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	2302      	movs	r3, #2
 8000556:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000558:	4b47      	ldr	r3, [pc, #284]	; (8000678 <RCC_GetClocksFreq+0x140>)
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	f003 030c 	and.w	r3, r3, #12
 8000560:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000562:	69bb      	ldr	r3, [r7, #24]
 8000564:	2b04      	cmp	r3, #4
 8000566:	d007      	beq.n	8000578 <RCC_GetClocksFreq+0x40>
 8000568:	2b08      	cmp	r3, #8
 800056a:	d009      	beq.n	8000580 <RCC_GetClocksFreq+0x48>
 800056c:	2b00      	cmp	r3, #0
 800056e:	d13d      	bne.n	80005ec <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	4a42      	ldr	r2, [pc, #264]	; (800067c <RCC_GetClocksFreq+0x144>)
 8000574:	601a      	str	r2, [r3, #0]
      break;
 8000576:	e03d      	b.n	80005f4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	4a41      	ldr	r2, [pc, #260]	; (8000680 <RCC_GetClocksFreq+0x148>)
 800057c:	601a      	str	r2, [r3, #0]
      break;
 800057e:	e039      	b.n	80005f4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000580:	4b3d      	ldr	r3, [pc, #244]	; (8000678 <RCC_GetClocksFreq+0x140>)
 8000582:	685b      	ldr	r3, [r3, #4]
 8000584:	0d9b      	lsrs	r3, r3, #22
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800058c:	4b3a      	ldr	r3, [pc, #232]	; (8000678 <RCC_GetClocksFreq+0x140>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000594:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d00c      	beq.n	80005b6 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800059c:	4a38      	ldr	r2, [pc, #224]	; (8000680 <RCC_GetClocksFreq+0x148>)
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80005a4:	4a34      	ldr	r2, [pc, #208]	; (8000678 <RCC_GetClocksFreq+0x140>)
 80005a6:	6852      	ldr	r2, [r2, #4]
 80005a8:	0992      	lsrs	r2, r2, #6
 80005aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80005ae:	fb02 f303 	mul.w	r3, r2, r3
 80005b2:	61fb      	str	r3, [r7, #28]
 80005b4:	e00b      	b.n	80005ce <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80005b6:	4a31      	ldr	r2, [pc, #196]	; (800067c <RCC_GetClocksFreq+0x144>)
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80005be:	4a2e      	ldr	r2, [pc, #184]	; (8000678 <RCC_GetClocksFreq+0x140>)
 80005c0:	6852      	ldr	r2, [r2, #4]
 80005c2:	0992      	lsrs	r2, r2, #6
 80005c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80005c8:	fb02 f303 	mul.w	r3, r2, r3
 80005cc:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80005ce:	4b2a      	ldr	r3, [pc, #168]	; (8000678 <RCC_GetClocksFreq+0x140>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	0c1b      	lsrs	r3, r3, #16
 80005d4:	f003 0303 	and.w	r3, r3, #3
 80005d8:	3301      	adds	r3, #1
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80005de:	69fa      	ldr	r2, [r7, #28]
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	601a      	str	r2, [r3, #0]
      break;
 80005ea:	e003      	b.n	80005f4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a23      	ldr	r2, [pc, #140]	; (800067c <RCC_GetClocksFreq+0x144>)
 80005f0:	601a      	str	r2, [r3, #0]
      break;
 80005f2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80005f4:	4b20      	ldr	r3, [pc, #128]	; (8000678 <RCC_GetClocksFreq+0x140>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005fc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	091b      	lsrs	r3, r3, #4
 8000602:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000604:	4a1f      	ldr	r2, [pc, #124]	; (8000684 <RCC_GetClocksFreq+0x14c>)
 8000606:	69bb      	ldr	r3, [r7, #24]
 8000608:	4413      	add	r3, r2
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	40da      	lsrs	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800061c:	4b16      	ldr	r3, [pc, #88]	; (8000678 <RCC_GetClocksFreq+0x140>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000624:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	0a9b      	lsrs	r3, r3, #10
 800062a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800062c:	4a15      	ldr	r2, [pc, #84]	; (8000684 <RCC_GetClocksFreq+0x14c>)
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	4413      	add	r3, r2
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	40da      	lsrs	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <RCC_GetClocksFreq+0x140>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800064c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800064e:	69bb      	ldr	r3, [r7, #24]
 8000650:	0b5b      	lsrs	r3, r3, #13
 8000652:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000654:	4a0b      	ldr	r2, [pc, #44]	; (8000684 <RCC_GetClocksFreq+0x14c>)
 8000656:	69bb      	ldr	r3, [r7, #24]
 8000658:	4413      	add	r3, r2
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	40da      	lsrs	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	60da      	str	r2, [r3, #12]
}
 800066c:	bf00      	nop
 800066e:	3724      	adds	r7, #36	; 0x24
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	40023800 	.word	0x40023800
 800067c:	00f42400 	.word	0x00f42400
 8000680:	017d7840 	.word	0x017d7840
 8000684:	20000000 	.word	0x20000000

08000688 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000694:	78fb      	ldrb	r3, [r7, #3]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d006      	beq.n	80006a8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800069a:	490a      	ldr	r1, [pc, #40]	; (80006c4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800069e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80006a6:	e006      	b.n	80006b6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80006a8:	4906      	ldr	r1, [pc, #24]	; (80006c4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	43db      	mvns	r3, r3
 80006b2:	4013      	ands	r3, r2
 80006b4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	40023800 	.word	0x40023800

080006c8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	460b      	mov	r3, r1
 80006d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006d4:	78fb      	ldrb	r3, [r7, #3]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d006      	beq.n	80006e8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80006da:	490a      	ldr	r1, [pc, #40]	; (8000704 <RCC_APB1PeriphClockCmd+0x3c>)
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <RCC_APB1PeriphClockCmd+0x3c>)
 80006de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80006e6:	e006      	b.n	80006f6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80006e8:	4906      	ldr	r1, [pc, #24]	; (8000704 <RCC_APB1PeriphClockCmd+0x3c>)
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <RCC_APB1PeriphClockCmd+0x3c>)
 80006ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	43db      	mvns	r3, r3
 80006f2:	4013      	ands	r3, r2
 80006f4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80006f6:	bf00      	nop
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800

08000708 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000714:	78fb      	ldrb	r3, [r7, #3]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d006      	beq.n	8000728 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800071a:	490a      	ldr	r1, [pc, #40]	; (8000744 <RCC_APB2PeriphClockCmd+0x3c>)
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <RCC_APB2PeriphClockCmd+0x3c>)
 800071e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4313      	orrs	r3, r2
 8000724:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000726:	e006      	b.n	8000736 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000728:	4906      	ldr	r1, [pc, #24]	; (8000744 <RCC_APB2PeriphClockCmd+0x3c>)
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <RCC_APB2PeriphClockCmd+0x3c>)
 800072c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	43db      	mvns	r3, r3
 8000732:	4013      	ands	r3, r2
 8000734:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800

08000748 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000748:	b490      	push	{r4, r7}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	460a      	mov	r2, r1
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	4613      	mov	r3, r2
 8000756:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800075c:	79bb      	ldrb	r3, [r7, #6]
 800075e:	f003 0303 	and.w	r3, r3, #3
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	220f      	movs	r2, #15
 8000766:	fa02 f303 	lsl.w	r3, r2, r3
 800076a:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 800076c:	4916      	ldr	r1, [pc, #88]	; (80007c8 <SYSCFG_EXTILineConfig+0x80>)
 800076e:	79bb      	ldrb	r3, [r7, #6]
 8000770:	089b      	lsrs	r3, r3, #2
 8000772:	b2db      	uxtb	r3, r3
 8000774:	4618      	mov	r0, r3
 8000776:	4a14      	ldr	r2, [pc, #80]	; (80007c8 <SYSCFG_EXTILineConfig+0x80>)
 8000778:	79bb      	ldrb	r3, [r7, #6]
 800077a:	089b      	lsrs	r3, r3, #2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	3302      	adds	r3, #2
 8000780:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	43db      	mvns	r3, r3
 8000788:	401a      	ands	r2, r3
 800078a:	1c83      	adds	r3, r0, #2
 800078c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000790:	480d      	ldr	r0, [pc, #52]	; (80007c8 <SYSCFG_EXTILineConfig+0x80>)
 8000792:	79bb      	ldrb	r3, [r7, #6]
 8000794:	089b      	lsrs	r3, r3, #2
 8000796:	b2db      	uxtb	r3, r3
 8000798:	461c      	mov	r4, r3
 800079a:	4a0b      	ldr	r2, [pc, #44]	; (80007c8 <SYSCFG_EXTILineConfig+0x80>)
 800079c:	79bb      	ldrb	r3, [r7, #6]
 800079e:	089b      	lsrs	r3, r3, #2
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	3302      	adds	r3, #2
 80007a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007a8:	79f9      	ldrb	r1, [r7, #7]
 80007aa:	79bb      	ldrb	r3, [r7, #6]
 80007ac:	f003 0303 	and.w	r3, r3, #3
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	fa01 f303 	lsl.w	r3, r1, r3
 80007b6:	431a      	orrs	r2, r3
 80007b8:	1ca3      	adds	r3, r4, #2
 80007ba:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80007be:	bf00      	nop
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc90      	pop	{r4, r7}
 80007c6:	4770      	bx	lr
 80007c8:	40013800 	.word	0x40013800

080007cc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	; 0x28
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	; 0x24
 80007da:	2300      	movs	r3, #0
 80007dc:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	8a1b      	ldrh	r3, [r3, #16]
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80007ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	88db      	ldrh	r3, [r3, #6]
 80007fa:	461a      	mov	r2, r3
 80007fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fe:	4313      	orrs	r3, r2
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000804:	b29a      	uxth	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	899b      	ldrh	r3, [r3, #12]
 800080e:	b29b      	uxth	r3, r3
 8000810:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000814:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000818:	f023 030c 	bic.w	r3, r3, #12
 800081c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	889a      	ldrh	r2, [r3, #4]
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	891b      	ldrh	r3, [r3, #8]
 8000826:	4313      	orrs	r3, r2
 8000828:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800082e:	4313      	orrs	r3, r2
 8000830:	b29b      	uxth	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000836:	4313      	orrs	r3, r2
 8000838:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800083a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083c:	b29a      	uxth	r2, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	8a9b      	ldrh	r3, [r3, #20]
 8000846:	b29b      	uxth	r3, r3
 8000848:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800084a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800084c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000850:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	899b      	ldrh	r3, [r3, #12]
 8000856:	461a      	mov	r2, r3
 8000858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085a:	4313      	orrs	r3, r2
 800085c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800085e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000860:	b29a      	uxth	r2, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000866:	f107 0308 	add.w	r3, r7, #8
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fe64 	bl	8000538 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4a30      	ldr	r2, [pc, #192]	; (8000934 <USART_Init+0x168>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d003      	beq.n	8000880 <USART_Init+0xb4>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4a2f      	ldr	r2, [pc, #188]	; (8000938 <USART_Init+0x16c>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d102      	bne.n	8000886 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	623b      	str	r3, [r7, #32]
 8000884:	e001      	b.n	800088a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000886:	693b      	ldr	r3, [r7, #16]
 8000888:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	899b      	ldrh	r3, [r3, #12]
 800088e:	b29b      	uxth	r3, r3
 8000890:	b21b      	sxth	r3, r3
 8000892:	2b00      	cmp	r3, #0
 8000894:	da0c      	bge.n	80008b0 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000896:	6a3a      	ldr	r2, [r7, #32]
 8000898:	4613      	mov	r3, r2
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	4413      	add	r3, r2
 800089e:	009a      	lsls	r2, r3, #2
 80008a0:	441a      	add	r2, r3
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ac:	61fb      	str	r3, [r7, #28]
 80008ae:	e00b      	b.n	80008c8 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80008b0:	6a3a      	ldr	r2, [r7, #32]
 80008b2:	4613      	mov	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4413      	add	r3, r2
 80008b8:	009a      	lsls	r2, r3, #2
 80008ba:	441a      	add	r2, r3
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008c6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80008c8:	69fb      	ldr	r3, [r7, #28]
 80008ca:	4a1c      	ldr	r2, [pc, #112]	; (800093c <USART_Init+0x170>)
 80008cc:	fba2 2303 	umull	r2, r3, r2, r3
 80008d0:	095b      	lsrs	r3, r3, #5
 80008d2:	011b      	lsls	r3, r3, #4
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80008d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d8:	091b      	lsrs	r3, r3, #4
 80008da:	2264      	movs	r2, #100	; 0x64
 80008dc:	fb02 f303 	mul.w	r3, r2, r3
 80008e0:	69fa      	ldr	r2, [r7, #28]
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	899b      	ldrh	r3, [r3, #12]
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	da0c      	bge.n	800090c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80008f2:	69bb      	ldr	r3, [r7, #24]
 80008f4:	00db      	lsls	r3, r3, #3
 80008f6:	3332      	adds	r3, #50	; 0x32
 80008f8:	4a10      	ldr	r2, [pc, #64]	; (800093c <USART_Init+0x170>)
 80008fa:	fba2 2303 	umull	r2, r3, r2, r3
 80008fe:	095b      	lsrs	r3, r3, #5
 8000900:	f003 0307 	and.w	r3, r3, #7
 8000904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000906:	4313      	orrs	r3, r2
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
 800090a:	e00b      	b.n	8000924 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800090c:	69bb      	ldr	r3, [r7, #24]
 800090e:	011b      	lsls	r3, r3, #4
 8000910:	3332      	adds	r3, #50	; 0x32
 8000912:	4a0a      	ldr	r2, [pc, #40]	; (800093c <USART_Init+0x170>)
 8000914:	fba2 2303 	umull	r2, r3, r2, r3
 8000918:	095b      	lsrs	r3, r3, #5
 800091a:	f003 030f 	and.w	r3, r3, #15
 800091e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000920:	4313      	orrs	r3, r2
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000926:	b29a      	uxth	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	811a      	strh	r2, [r3, #8]
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40011000 	.word	0x40011000
 8000938:	40011400 	.word	0x40011400
 800093c:	51eb851f 	.word	0x51eb851f

08000940 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800094c:	78fb      	ldrb	r3, [r7, #3]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d008      	beq.n	8000964 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	899b      	ldrh	r3, [r3, #12]
 8000956:	b29b      	uxth	r3, r3
 8000958:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800095c:	b29a      	uxth	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000962:	e007      	b.n	8000974 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	899b      	ldrh	r3, [r3, #12]
 8000968:	b29b      	uxth	r3, r3
 800096a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800096e:	b29a      	uxth	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	819a      	strh	r2, [r3, #12]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800098c:	887b      	ldrh	r3, [r7, #2]
 800098e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000992:	b29a      	uxth	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	809a      	strh	r2, [r3, #4]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f103 0208 	add.w	r2, r3, #8
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f04f 32ff 	mov.w	r2, #4294967295
 80009bc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f103 0208 	add.w	r2, r3, #8
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f103 0208 	add.w	r2, r3, #8
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80009fe:	b480      	push	{r7}
 8000a00:	b085      	sub	sp, #20
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
 8000a06:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	689a      	ldr	r2, [r3, #8]
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	689b      	ldr	r3, [r3, #8]
 8000a20:	683a      	ldr	r2, [r7, #0]
 8000a22:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	1c5a      	adds	r2, r3, #1
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	601a      	str	r2, [r3, #0]
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000a46:	b480      	push	{r7}
 8000a48:	b085      	sub	sp, #20
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
 8000a4e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a5c:	d103      	bne.n	8000a66 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	691b      	ldr	r3, [r3, #16]
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	e00c      	b.n	8000a80 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3308      	adds	r3, #8
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	e002      	b.n	8000a74 <vListInsert+0x2e>
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d9f6      	bls.n	8000a6e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	685a      	ldr	r2, [r3, #4]
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	683a      	ldr	r2, [r7, #0]
 8000a8e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	1c5a      	adds	r2, r3, #1
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	601a      	str	r2, [r3, #0]
}
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	691b      	ldr	r3, [r3, #16]
 8000ac4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	6892      	ldr	r2, [r2, #8]
 8000ace:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	6852      	ldr	r2, [r2, #4]
 8000ad8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d103      	bne.n	8000aec <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689a      	ldr	r2, [r3, #8]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	1e5a      	subs	r2, r3, #1
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	681b      	ldr	r3, [r3, #0]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3714      	adds	r7, #20
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	3b04      	subs	r3, #4
 8000b1c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	3b04      	subs	r3, #4
 8000b2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	f023 0201 	bic.w	r2, r3, #1
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	3b04      	subs	r3, #4
 8000b3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000b3c:	4a0c      	ldr	r2, [pc, #48]	; (8000b70 <pxPortInitialiseStack+0x64>)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	3b14      	subs	r3, #20
 8000b46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	3b04      	subs	r3, #4
 8000b52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f06f 0202 	mvn.w	r2, #2
 8000b5a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	3b20      	subs	r3, #32
 8000b60:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000b62:	68fb      	ldr	r3, [r7, #12]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	08000b75 	.word	0x08000b75

08000b74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000b7e:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <prvTaskExitError+0x50>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b86:	d009      	beq.n	8000b9c <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b8c:	f383 8811 	msr	BASEPRI, r3
 8000b90:	f3bf 8f6f 	isb	sy
 8000b94:	f3bf 8f4f 	dsb	sy
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	e7fe      	b.n	8000b9a <prvTaskExitError+0x26>
 8000b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ba0:	f383 8811 	msr	BASEPRI, r3
 8000ba4:	f3bf 8f6f 	isb	sy
 8000ba8:	f3bf 8f4f 	dsb	sy
 8000bac:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000bae:	bf00      	nop
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d0fc      	beq.n	8000bb0 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000010 	.word	0x20000010
	...

08000bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000bd0:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <pxCurrentTCBConst2>)
 8000bd2:	6819      	ldr	r1, [r3, #0]
 8000bd4:	6808      	ldr	r0, [r1, #0]
 8000bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bda:	f380 8809 	msr	PSP, r0
 8000bde:	f3bf 8f6f 	isb	sy
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	f380 8811 	msr	BASEPRI, r0
 8000bea:	4770      	bx	lr
 8000bec:	f3af 8000 	nop.w

08000bf0 <pxCurrentTCBConst2>:
 8000bf0:	20012c70 	.word	0x20012c70
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop

08000bf8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8000bf8:	4808      	ldr	r0, [pc, #32]	; (8000c1c <prvPortStartFirstTask+0x24>)
 8000bfa:	6800      	ldr	r0, [r0, #0]
 8000bfc:	6800      	ldr	r0, [r0, #0]
 8000bfe:	f380 8808 	msr	MSP, r0
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	f380 8814 	msr	CONTROL, r0
 8000c0a:	b662      	cpsie	i
 8000c0c:	b661      	cpsie	f
 8000c0e:	f3bf 8f4f 	dsb	sy
 8000c12:	f3bf 8f6f 	isb	sy
 8000c16:	df00      	svc	0
 8000c18:	bf00      	nop
 8000c1a:	0000      	.short	0x0000
 8000c1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop

08000c24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000c2a:	4b44      	ldr	r3, [pc, #272]	; (8000d3c <xPortStartScheduler+0x118>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a44      	ldr	r2, [pc, #272]	; (8000d40 <xPortStartScheduler+0x11c>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d109      	bne.n	8000c48 <xPortStartScheduler+0x24>
 8000c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c38:	f383 8811 	msr	BASEPRI, r3
 8000c3c:	f3bf 8f6f 	isb	sy
 8000c40:	f3bf 8f4f 	dsb	sy
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	e7fe      	b.n	8000c46 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000c48:	4b3c      	ldr	r3, [pc, #240]	; (8000d3c <xPortStartScheduler+0x118>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a3d      	ldr	r2, [pc, #244]	; (8000d44 <xPortStartScheduler+0x120>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d109      	bne.n	8000c66 <xPortStartScheduler+0x42>
 8000c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c56:	f383 8811 	msr	BASEPRI, r3
 8000c5a:	f3bf 8f6f 	isb	sy
 8000c5e:	f3bf 8f4f 	dsb	sy
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	e7fe      	b.n	8000c64 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000c66:	4b38      	ldr	r3, [pc, #224]	; (8000d48 <xPortStartScheduler+0x124>)
 8000c68:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	22ff      	movs	r2, #255	; 0xff
 8000c76:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000c80:	78fb      	ldrb	r3, [r7, #3]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4b30      	ldr	r3, [pc, #192]	; (8000d4c <xPortStartScheduler+0x128>)
 8000c8c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000c8e:	4b30      	ldr	r3, [pc, #192]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000c90:	2207      	movs	r2, #7
 8000c92:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000c94:	e009      	b.n	8000caa <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000c96:	4b2e      	ldr	r3, [pc, #184]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	4a2c      	ldr	r2, [pc, #176]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000c9e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000ca0:	78fb      	ldrb	r3, [r7, #3]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000caa:	78fb      	ldrb	r3, [r7, #3]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb2:	2b80      	cmp	r3, #128	; 0x80
 8000cb4:	d0ef      	beq.n	8000c96 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000cb6:	4b26      	ldr	r3, [pc, #152]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f1c3 0307 	rsb	r3, r3, #7
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d009      	beq.n	8000cd6 <xPortStartScheduler+0xb2>
 8000cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cc6:	f383 8811 	msr	BASEPRI, r3
 8000cca:	f3bf 8f6f 	isb	sy
 8000cce:	f3bf 8f4f 	dsb	sy
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	e7fe      	b.n	8000cd4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000cd6:	4b1e      	ldr	r3, [pc, #120]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	021b      	lsls	r3, r3, #8
 8000cdc:	4a1c      	ldr	r2, [pc, #112]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000cde:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000ce0:	4b1b      	ldr	r3, [pc, #108]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ce8:	4a19      	ldr	r2, [pc, #100]	; (8000d50 <xPortStartScheduler+0x12c>)
 8000cea:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000cf4:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <xPortStartScheduler+0x130>)
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <xPortStartScheduler+0x130>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cfe:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000d00:	4a14      	ldr	r2, [pc, #80]	; (8000d54 <xPortStartScheduler+0x130>)
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <xPortStartScheduler+0x130>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000d0a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000d0c:	f000 f8d4 	bl	8000eb8 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000d10:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <xPortStartScheduler+0x134>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8000d16:	f000 f8f3 	bl	8000f00 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000d1a:	4a10      	ldr	r2, [pc, #64]	; (8000d5c <xPortStartScheduler+0x138>)
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <xPortStartScheduler+0x138>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000d24:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000d26:	f7ff ff67 	bl	8000bf8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000d2a:	f001 fba1 	bl	8002470 <vTaskSwitchContext>
    prvTaskExitError();
 8000d2e:	f7ff ff21 	bl	8000b74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	e000ed00 	.word	0xe000ed00
 8000d40:	410fc271 	.word	0x410fc271
 8000d44:	410fc270 	.word	0x410fc270
 8000d48:	e000e400 	.word	0xe000e400
 8000d4c:	20000048 	.word	0x20000048
 8000d50:	2000004c 	.word	0x2000004c
 8000d54:	e000ed20 	.word	0xe000ed20
 8000d58:	20000010 	.word	0x20000010
 8000d5c:	e000ef34 	.word	0xe000ef34

08000d60 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d6a:	f383 8811 	msr	BASEPRI, r3
 8000d6e:	f3bf 8f6f 	isb	sy
 8000d72:	f3bf 8f4f 	dsb	sy
 8000d76:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <vPortEnterCritical+0x54>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <vPortEnterCritical+0x54>)
 8000d80:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000d82:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <vPortEnterCritical+0x54>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d10e      	bne.n	8000da8 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <vPortEnterCritical+0x58>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d009      	beq.n	8000da8 <vPortEnterCritical+0x48>
 8000d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d98:	f383 8811 	msr	BASEPRI, r3
 8000d9c:	f3bf 8f6f 	isb	sy
 8000da0:	f3bf 8f4f 	dsb	sy
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	e7fe      	b.n	8000da6 <vPortEnterCritical+0x46>
    }
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	20000010 	.word	0x20000010
 8000db8:	e000ed04 	.word	0xe000ed04

08000dbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <vPortExitCritical+0x4c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d109      	bne.n	8000dde <vPortExitCritical+0x22>
 8000dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dce:	f383 8811 	msr	BASEPRI, r3
 8000dd2:	f3bf 8f6f 	isb	sy
 8000dd6:	f3bf 8f4f 	dsb	sy
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	e7fe      	b.n	8000ddc <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <vPortExitCritical+0x4c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	4a08      	ldr	r2, [pc, #32]	; (8000e08 <vPortExitCritical+0x4c>)
 8000de6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000de8:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <vPortExitCritical+0x4c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d104      	bne.n	8000dfa <vPortExitCritical+0x3e>
 8000df0:	2300      	movs	r3, #0
 8000df2:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000010 	.word	0x20000010
 8000e0c:	00000000 	.word	0x00000000

08000e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000e10:	f3ef 8009 	mrs	r0, PSP
 8000e14:	f3bf 8f6f 	isb	sy
 8000e18:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <pxCurrentTCBConst>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	f01e 0f10 	tst.w	lr, #16
 8000e20:	bf08      	it	eq
 8000e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e2a:	6010      	str	r0, [r2, #0]
 8000e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000e30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000e34:	f380 8811 	msr	BASEPRI, r0
 8000e38:	f3bf 8f4f 	dsb	sy
 8000e3c:	f3bf 8f6f 	isb	sy
 8000e40:	f001 fb16 	bl	8002470 <vTaskSwitchContext>
 8000e44:	f04f 0000 	mov.w	r0, #0
 8000e48:	f380 8811 	msr	BASEPRI, r0
 8000e4c:	bc09      	pop	{r0, r3}
 8000e4e:	6819      	ldr	r1, [r3, #0]
 8000e50:	6808      	ldr	r0, [r1, #0]
 8000e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e56:	f01e 0f10 	tst.w	lr, #16
 8000e5a:	bf08      	it	eq
 8000e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000e60:	f380 8809 	msr	PSP, r0
 8000e64:	f3bf 8f6f 	isb	sy
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	f3af 8000 	nop.w

08000e70 <pxCurrentTCBConst>:
 8000e70:	20012c70 	.word	0x20012c70
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000e74:	bf00      	nop
 8000e76:	bf00      	nop

08000e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
        __asm volatile
 8000e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e82:	f383 8811 	msr	BASEPRI, r3
 8000e86:	f3bf 8f6f 	isb	sy
 8000e8a:	f3bf 8f4f 	dsb	sy
 8000e8e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000e90:	f001 fa36 	bl	8002300 <xTaskIncrementTick>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d003      	beq.n	8000ea2 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <SysTick_Handler+0x3c>)
 8000e9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ea0:	601a      	str	r2, [r3, #0]
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	e000ed04 	.word	0xe000ed04

08000eb8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <vPortSetupTimerInterrupt+0x34>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <vPortSetupTimerInterrupt+0x38>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000ec8:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <vPortSetupTimerInterrupt+0x3c>)
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <vPortSetupTimerInterrupt+0x40>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	490b      	ldr	r1, [pc, #44]	; (8000efc <vPortSetupTimerInterrupt+0x44>)
 8000ed0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ed4:	099b      	lsrs	r3, r3, #6
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000eda:	4b04      	ldr	r3, [pc, #16]	; (8000eec <vPortSetupTimerInterrupt+0x34>)
 8000edc:	2207      	movs	r2, #7
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	e000e010 	.word	0xe000e010
 8000ef0:	e000e018 	.word	0xe000e018
 8000ef4:	e000e014 	.word	0xe000e014
 8000ef8:	20000018 	.word	0x20000018
 8000efc:	10624dd3 	.word	0x10624dd3

08000f00 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000f00:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000f10 <vPortEnableVFP+0x10>
 8000f04:	6801      	ldr	r1, [r0, #0]
 8000f06:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000f0a:	6001      	str	r1, [r0, #0]
 8000f0c:	4770      	bx	lr
 8000f0e:	0000      	.short	0x0000
 8000f10:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop

08000f18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8000f1e:	f3ef 8305 	mrs	r3, IPSR
 8000f22:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b0f      	cmp	r3, #15
 8000f28:	d913      	bls.n	8000f52 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000f2a:	4a16      	ldr	r2, [pc, #88]	; (8000f84 <vPortValidateInterruptPriority+0x6c>)
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <vPortValidateInterruptPriority+0x70>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	7afa      	ldrb	r2, [r7, #11]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d209      	bcs.n	8000f52 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 8000f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f42:	f383 8811 	msr	BASEPRI, r3
 8000f46:	f3bf 8f6f 	isb	sy
 8000f4a:	f3bf 8f4f 	dsb	sy
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	e7fe      	b.n	8000f50 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <vPortValidateInterruptPriority+0x74>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <vPortValidateInterruptPriority+0x78>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d909      	bls.n	8000f76 <vPortValidateInterruptPriority+0x5e>
 8000f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f66:	f383 8811 	msr	BASEPRI, r3
 8000f6a:	f3bf 8f6f 	isb	sy
 8000f6e:	f3bf 8f4f 	dsb	sy
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	e7fe      	b.n	8000f74 <vPortValidateInterruptPriority+0x5c>
    }
 8000f76:	bf00      	nop
 8000f78:	3714      	adds	r7, #20
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000e3f0 	.word	0xe000e3f0
 8000f88:	20000048 	.word	0x20000048
 8000f8c:	e000ed0c 	.word	0xe000ed0c
 8000f90:	2000004c 	.word	0x2000004c

08000f94 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000fa0:	f001 f8f4 	bl	800218c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000fa4:	4b59      	ldr	r3, [pc, #356]	; (800110c <pvPortMalloc+0x178>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d101      	bne.n	8000fb0 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000fac:	f000 f91a 	bl	80011e4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000fb0:	4b57      	ldr	r3, [pc, #348]	; (8001110 <pvPortMalloc+0x17c>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	f040 8091 	bne.w	80010e0 <pvPortMalloc+0x14c>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d01c      	beq.n	8000ffe <pvPortMalloc+0x6a>
            {
                xWantedSize += xHeapStructSize;
 8000fc4:	2208      	movs	r2, #8
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d013      	beq.n	8000ffe <pvPortMalloc+0x6a>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f023 0307 	bic.w	r3, r3, #7
 8000fdc:	3308      	adds	r3, #8
 8000fde:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d009      	beq.n	8000ffe <pvPortMalloc+0x6a>
 8000fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fee:	f383 8811 	msr	BASEPRI, r3
 8000ff2:	f3bf 8f6f 	isb	sy
 8000ff6:	f3bf 8f4f 	dsb	sy
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	e7fe      	b.n	8000ffc <pvPortMalloc+0x68>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d06d      	beq.n	80010e0 <pvPortMalloc+0x14c>
 8001004:	4b43      	ldr	r3, [pc, #268]	; (8001114 <pvPortMalloc+0x180>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	429a      	cmp	r2, r3
 800100c:	d868      	bhi.n	80010e0 <pvPortMalloc+0x14c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 800100e:	4b42      	ldr	r3, [pc, #264]	; (8001118 <pvPortMalloc+0x184>)
 8001010:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001012:	4b41      	ldr	r3, [pc, #260]	; (8001118 <pvPortMalloc+0x184>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001018:	e004      	b.n	8001024 <pvPortMalloc+0x90>
                {
                    pxPreviousBlock = pxBlock;
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800101e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	429a      	cmp	r2, r3
 800102c:	d203      	bcs.n	8001036 <pvPortMalloc+0xa2>
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f1      	bne.n	800101a <pvPortMalloc+0x86>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 8001036:	4b35      	ldr	r3, [pc, #212]	; (800110c <pvPortMalloc+0x178>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800103c:	429a      	cmp	r2, r3
 800103e:	d04f      	beq.n	80010e0 <pvPortMalloc+0x14c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2208      	movs	r2, #8
 8001046:	4413      	add	r3, r2
 8001048:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800104a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	6a3b      	ldr	r3, [r7, #32]
 8001050:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	685a      	ldr	r2, [r3, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	1ad2      	subs	r2, r2, r3
 800105a:	2308      	movs	r3, #8
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	429a      	cmp	r2, r3
 8001060:	d91e      	bls.n	80010a0 <pvPortMalloc+0x10c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	f003 0307 	and.w	r3, r3, #7
 8001070:	2b00      	cmp	r3, #0
 8001072:	d009      	beq.n	8001088 <pvPortMalloc+0xf4>
 8001074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001078:	f383 8811 	msr	BASEPRI, r3
 800107c:	f3bf 8f6f 	isb	sy
 8001080:	f3bf 8f4f 	dsb	sy
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	e7fe      	b.n	8001086 <pvPortMalloc+0xf2>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	1ad2      	subs	r2, r2, r3
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800109a:	69b8      	ldr	r0, [r7, #24]
 800109c:	f000 f904 	bl	80012a8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80010a0:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <pvPortMalloc+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	4a1a      	ldr	r2, [pc, #104]	; (8001114 <pvPortMalloc+0x180>)
 80010ac:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80010ae:	4b19      	ldr	r3, [pc, #100]	; (8001114 <pvPortMalloc+0x180>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <pvPortMalloc+0x188>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d203      	bcs.n	80010c2 <pvPortMalloc+0x12e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80010ba:	4b16      	ldr	r3, [pc, #88]	; (8001114 <pvPortMalloc+0x180>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a17      	ldr	r2, [pc, #92]	; (800111c <pvPortMalloc+0x188>)
 80010c0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80010c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	4b12      	ldr	r3, [pc, #72]	; (8001110 <pvPortMalloc+0x17c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	431a      	orrs	r2, r3
 80010cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ce:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <pvPortMalloc+0x18c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	3301      	adds	r3, #1
 80010dc:	4a10      	ldr	r2, [pc, #64]	; (8001120 <pvPortMalloc+0x18c>)
 80010de:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80010e0:	f001 f862 	bl	80021a8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d009      	beq.n	8001102 <pvPortMalloc+0x16e>
 80010ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010f2:	f383 8811 	msr	BASEPRI, r3
 80010f6:	f3bf 8f6f 	isb	sy
 80010fa:	f3bf 8f4f 	dsb	sy
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	e7fe      	b.n	8001100 <pvPortMalloc+0x16c>
    return pvReturn;
 8001102:	69fb      	ldr	r3, [r7, #28]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20012c58 	.word	0x20012c58
 8001110:	20012c6c 	.word	0x20012c6c
 8001114:	20012c5c 	.word	0x20012c5c
 8001118:	20012c50 	.word	0x20012c50
 800111c:	20012c60 	.word	0x20012c60
 8001120:	20012c64 	.word	0x20012c64

08001124 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d04b      	beq.n	80011ce <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001136:	2308      	movs	r3, #8
 8001138:	425b      	negs	r3, r3
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	4413      	add	r3, r2
 800113e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <vPortFree+0xb4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4013      	ands	r3, r2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d109      	bne.n	8001166 <vPortFree+0x42>
 8001152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001156:	f383 8811 	msr	BASEPRI, r3
 800115a:	f3bf 8f6f 	isb	sy
 800115e:	f3bf 8f4f 	dsb	sy
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	e7fe      	b.n	8001164 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d009      	beq.n	8001182 <vPortFree+0x5e>
 800116e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001172:	f383 8811 	msr	BASEPRI, r3
 8001176:	f3bf 8f6f 	isb	sy
 800117a:	f3bf 8f4f 	dsb	sy
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	e7fe      	b.n	8001180 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <vPortFree+0xb4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4013      	ands	r3, r2
 800118c:	2b00      	cmp	r3, #0
 800118e:	d01e      	beq.n	80011ce <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d11a      	bne.n	80011ce <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <vPortFree+0xb4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	43db      	mvns	r3, r3
 80011a2:	401a      	ands	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80011a8:	f000 fff0 	bl	800218c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <vPortFree+0xb8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a09      	ldr	r2, [pc, #36]	; (80011dc <vPortFree+0xb8>)
 80011b8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80011ba:	6938      	ldr	r0, [r7, #16]
 80011bc:	f000 f874 	bl	80012a8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <vPortFree+0xbc>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	3301      	adds	r3, #1
 80011c6:	4a06      	ldr	r2, [pc, #24]	; (80011e0 <vPortFree+0xbc>)
 80011c8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80011ca:	f000 ffed 	bl	80021a8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20012c6c 	.word	0x20012c6c
 80011dc:	20012c5c 	.word	0x20012c5c
 80011e0:	20012c68 	.word	0x20012c68

080011e4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80011ea:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80011ee:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80011f0:	4b27      	ldr	r3, [pc, #156]	; (8001290 <prvHeapInit+0xac>)
 80011f2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d00c      	beq.n	8001218 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	3307      	adds	r3, #7
 8001202:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f023 0307 	bic.w	r3, r3, #7
 800120a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	4a1f      	ldr	r2, [pc, #124]	; (8001290 <prvHeapInit+0xac>)
 8001214:	4413      	add	r3, r2
 8001216:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800121c:	4a1d      	ldr	r2, [pc, #116]	; (8001294 <prvHeapInit+0xb0>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001222:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <prvHeapInit+0xb0>)
 8001224:	2200      	movs	r2, #0
 8001226:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	4413      	add	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001230:	2208      	movs	r2, #8
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1a9b      	subs	r3, r3, r2
 8001236:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f023 0307 	bic.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4a15      	ldr	r2, [pc, #84]	; (8001298 <prvHeapInit+0xb4>)
 8001244:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001246:	4b14      	ldr	r3, [pc, #80]	; (8001298 <prvHeapInit+0xb4>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2200      	movs	r2, #0
 800124c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <prvHeapInit+0xb4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	1ad2      	subs	r2, r2, r3
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <prvHeapInit+0xb4>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4a0a      	ldr	r2, [pc, #40]	; (800129c <prvHeapInit+0xb8>)
 8001272:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	4a09      	ldr	r2, [pc, #36]	; (80012a0 <prvHeapInit+0xbc>)
 800127a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800127c:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <prvHeapInit+0xc0>)
 800127e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	20000050 	.word	0x20000050
 8001294:	20012c50 	.word	0x20012c50
 8001298:	20012c58 	.word	0x20012c58
 800129c:	20012c60 	.word	0x20012c60
 80012a0:	20012c5c 	.word	0x20012c5c
 80012a4:	20012c6c 	.word	0x20012c6c

080012a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80012b0:	4b28      	ldr	r3, [pc, #160]	; (8001354 <prvInsertBlockIntoFreeList+0xac>)
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	e002      	b.n	80012bc <prvInsertBlockIntoFreeList+0x14>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d3f7      	bcc.n	80012b6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	441a      	add	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d108      	bne.n	80012ea <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	441a      	add	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	441a      	add	r2, r3
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d118      	bne.n	8001330 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <prvInsertBlockIntoFreeList+0xb0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d00d      	beq.n	8001326 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	441a      	add	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e008      	b.n	8001338 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001326:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <prvInsertBlockIntoFreeList+0xb0>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	e003      	b.n	8001338 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	429a      	cmp	r2, r3
 800133e:	d002      	beq.n	8001346 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20012c50 	.word	0x20012c50
 8001358:	20012c58 	.word	0x20012c58

0800135c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d109      	bne.n	8001384 <xQueueGenericReset+0x28>
 8001370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001374:	f383 8811 	msr	BASEPRI, r3
 8001378:	f3bf 8f6f 	isb	sy
 800137c:	f3bf 8f4f 	dsb	sy
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	e7fe      	b.n	8001382 <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8001384:	f7ff fcec 	bl	8000d60 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001390:	68f9      	ldr	r1, [r7, #12]
 8001392:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001394:	fb01 f303 	mul.w	r3, r1, r3
 8001398:	441a      	add	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2200      	movs	r2, #0
 80013a2:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b4:	3b01      	subs	r3, #1
 80013b6:	68f9      	ldr	r1, [r7, #12]
 80013b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80013ba:	fb01 f303 	mul.w	r3, r1, r3
 80013be:	441a      	add	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	22ff      	movs	r2, #255	; 0xff
 80013c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	22ff      	movs	r2, #255	; 0xff
 80013d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d114      	bne.n	8001404 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d01a      	beq.n	8001418 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3310      	adds	r3, #16
 80013e6:	4618      	mov	r0, r3
 80013e8:	f001 f8ea 	bl	80025c0 <xTaskRemoveFromEventList>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d012      	beq.n	8001418 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <xQueueGenericReset+0xcc>)
 80013f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	f3bf 8f4f 	dsb	sy
 80013fe:	f3bf 8f6f 	isb	sy
 8001402:	e009      	b.n	8001418 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3310      	adds	r3, #16
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff facb 	bl	80009a4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	3324      	adds	r3, #36	; 0x24
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fac6 	bl	80009a4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8001418:	f7ff fcd0 	bl	8000dbc <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	e000ed04 	.word	0xe000ed04

0800142c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800142c:	b580      	push	{r7, lr}
 800142e:	b08c      	sub	sp, #48	; 0x30
 8001430:	af02      	add	r7, sp, #8
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	4613      	mov	r3, r2
 8001438:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d109      	bne.n	8001454 <xQueueGenericCreate+0x28>
 8001440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001444:	f383 8811 	msr	BASEPRI, r3
 8001448:	f3bf 8f6f 	isb	sy
 800144c:	f3bf 8f4f 	dsb	sy
 8001450:	61bb      	str	r3, [r7, #24]
 8001452:	e7fe      	b.n	8001452 <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	fb02 f303 	mul.w	r3, r2, r3
 800145c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d006      	beq.n	8001472 <xQueueGenericCreate+0x46>
 8001464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	fbb2 f2f3 	udiv	r2, r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	429a      	cmp	r2, r3
 8001470:	d101      	bne.n	8001476 <xQueueGenericCreate+0x4a>
 8001472:	2301      	movs	r3, #1
 8001474:	e000      	b.n	8001478 <xQueueGenericCreate+0x4c>
 8001476:	2300      	movs	r3, #0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d109      	bne.n	8001490 <xQueueGenericCreate+0x64>
 800147c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001480:	f383 8811 	msr	BASEPRI, r3
 8001484:	f3bf 8f6f 	isb	sy
 8001488:	f3bf 8f4f 	dsb	sy
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	e7fe      	b.n	800148e <xQueueGenericCreate+0x62>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001492:	3350      	adds	r3, #80	; 0x50
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fd7d 	bl	8000f94 <pvPortMalloc>
 800149a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800149c:	6a3b      	ldr	r3, [r7, #32]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d00d      	beq.n	80014be <xQueueGenericCreate+0x92>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3350      	adds	r3, #80	; 0x50
 80014aa:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80014ac:	79fa      	ldrb	r2, [r7, #7]
 80014ae:	6a3b      	ldr	r3, [r7, #32]
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	4613      	mov	r3, r2
 80014b4:	69fa      	ldr	r2, [r7, #28]
 80014b6:	68b9      	ldr	r1, [r7, #8]
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	f000 f805 	bl	80014c8 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80014be:	6a3b      	ldr	r3, [r7, #32]
    }
 80014c0:	4618      	mov	r0, r3
 80014c2:	3728      	adds	r7, #40	; 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
 80014d4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d103      	bne.n	80014e4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	e002      	b.n	80014ea <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80014f6:	2101      	movs	r1, #1
 80014f8:	69b8      	ldr	r0, [r7, #24]
 80014fa:	f7ff ff2f 	bl	800135c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	78fa      	ldrb	r2, [r7, #3]
 8001502:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08e      	sub	sp, #56	; 0x38
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800151e:	2300      	movs	r3, #0
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8001526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001528:	2b00      	cmp	r3, #0
 800152a:	d109      	bne.n	8001540 <xQueueGenericSend+0x30>
 800152c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001530:	f383 8811 	msr	BASEPRI, r3
 8001534:	f3bf 8f6f 	isb	sy
 8001538:	f3bf 8f4f 	dsb	sy
 800153c:	62bb      	str	r3, [r7, #40]	; 0x28
 800153e:	e7fe      	b.n	800153e <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d103      	bne.n	800154e <xQueueGenericSend+0x3e>
 8001546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <xQueueGenericSend+0x42>
 800154e:	2301      	movs	r3, #1
 8001550:	e000      	b.n	8001554 <xQueueGenericSend+0x44>
 8001552:	2300      	movs	r3, #0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d109      	bne.n	800156c <xQueueGenericSend+0x5c>
 8001558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800155c:	f383 8811 	msr	BASEPRI, r3
 8001560:	f3bf 8f6f 	isb	sy
 8001564:	f3bf 8f4f 	dsb	sy
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
 800156a:	e7fe      	b.n	800156a <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	2b02      	cmp	r3, #2
 8001570:	d103      	bne.n	800157a <xQueueGenericSend+0x6a>
 8001572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001576:	2b01      	cmp	r3, #1
 8001578:	d101      	bne.n	800157e <xQueueGenericSend+0x6e>
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <xQueueGenericSend+0x70>
 800157e:	2300      	movs	r3, #0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d109      	bne.n	8001598 <xQueueGenericSend+0x88>
 8001584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001588:	f383 8811 	msr	BASEPRI, r3
 800158c:	f3bf 8f6f 	isb	sy
 8001590:	f3bf 8f4f 	dsb	sy
 8001594:	623b      	str	r3, [r7, #32]
 8001596:	e7fe      	b.n	8001596 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001598:	f001 f9aa 	bl	80028f0 <xTaskGetSchedulerState>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d102      	bne.n	80015a8 <xQueueGenericSend+0x98>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <xQueueGenericSend+0x9c>
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <xQueueGenericSend+0x9e>
 80015ac:	2300      	movs	r3, #0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d109      	bne.n	80015c6 <xQueueGenericSend+0xb6>
 80015b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015b6:	f383 8811 	msr	BASEPRI, r3
 80015ba:	f3bf 8f6f 	isb	sy
 80015be:	f3bf 8f4f 	dsb	sy
 80015c2:	61fb      	str	r3, [r7, #28]
 80015c4:	e7fe      	b.n	80015c4 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80015c6:	f7ff fbcb 	bl	8000d60 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80015ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d302      	bcc.n	80015dc <xQueueGenericSend+0xcc>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d129      	bne.n	8001630 <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	68b9      	ldr	r1, [r7, #8]
 80015e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015e2:	f000 fa11 	bl	8001a08 <prvCopyDataToQueue>
 80015e6:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80015e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d010      	beq.n	8001612 <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80015f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015f2:	3324      	adds	r3, #36	; 0x24
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 ffe3 	bl	80025c0 <xTaskRemoveFromEventList>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d013      	beq.n	8001628 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001600:	4b3f      	ldr	r3, [pc, #252]	; (8001700 <xQueueGenericSend+0x1f0>)
 8001602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	f3bf 8f4f 	dsb	sy
 800160c:	f3bf 8f6f 	isb	sy
 8001610:	e00a      	b.n	8001628 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001614:	2b00      	cmp	r3, #0
 8001616:	d007      	beq.n	8001628 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001618:	4b39      	ldr	r3, [pc, #228]	; (8001700 <xQueueGenericSend+0x1f0>)
 800161a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	f3bf 8f4f 	dsb	sy
 8001624:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001628:	f7ff fbc8 	bl	8000dbc <vPortExitCritical>
                return pdPASS;
 800162c:	2301      	movs	r3, #1
 800162e:	e063      	b.n	80016f8 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d103      	bne.n	800163e <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001636:	f7ff fbc1 	bl	8000dbc <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800163a:	2300      	movs	r3, #0
 800163c:	e05c      	b.n	80016f8 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800163e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001640:	2b00      	cmp	r3, #0
 8001642:	d106      	bne.n	8001652 <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4618      	mov	r0, r3
 800164a:	f001 f81b 	bl	8002684 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800164e:	2301      	movs	r3, #1
 8001650:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001652:	f7ff fbb3 	bl	8000dbc <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001656:	f000 fd99 	bl	800218c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800165a:	f7ff fb81 	bl	8000d60 <vPortEnterCritical>
 800165e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001660:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001664:	b25b      	sxtb	r3, r3
 8001666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166a:	d103      	bne.n	8001674 <xQueueGenericSend+0x164>
 800166c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001676:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800167a:	b25b      	sxtb	r3, r3
 800167c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001680:	d103      	bne.n	800168a <xQueueGenericSend+0x17a>
 8001682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800168a:	f7ff fb97 	bl	8000dbc <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800168e:	1d3a      	adds	r2, r7, #4
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	4611      	mov	r1, r2
 8001696:	4618      	mov	r0, r3
 8001698:	f001 f80a 	bl	80026b0 <xTaskCheckForTimeOut>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d124      	bne.n	80016ec <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80016a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016a4:	f000 faa8 	bl	8001bf8 <prvIsQueueFull>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d018      	beq.n	80016e0 <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80016ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016b0:	3310      	adds	r3, #16
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 ff34 	bl	8002524 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80016bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016be:	f000 fa33 	bl	8001b28 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80016c2:	f000 fd71 	bl	80021a8 <xTaskResumeAll>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f47f af7c 	bne.w	80015c6 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 80016ce:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <xQueueGenericSend+0x1f0>)
 80016d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	f3bf 8f4f 	dsb	sy
 80016da:	f3bf 8f6f 	isb	sy
 80016de:	e772      	b.n	80015c6 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80016e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016e2:	f000 fa21 	bl	8001b28 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80016e6:	f000 fd5f 	bl	80021a8 <xTaskResumeAll>
 80016ea:	e76c      	b.n	80015c6 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80016ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016ee:	f000 fa1b 	bl	8001b28 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80016f2:	f000 fd59 	bl	80021a8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80016f6:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3738      	adds	r7, #56	; 0x38
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	e000ed04 	.word	0xe000ed04

08001704 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b090      	sub	sp, #64	; 0x40
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001718:	2b00      	cmp	r3, #0
 800171a:	d109      	bne.n	8001730 <xQueueGenericSendFromISR+0x2c>
 800171c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001720:	f383 8811 	msr	BASEPRI, r3
 8001724:	f3bf 8f6f 	isb	sy
 8001728:	f3bf 8f4f 	dsb	sy
 800172c:	62bb      	str	r3, [r7, #40]	; 0x28
 800172e:	e7fe      	b.n	800172e <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d103      	bne.n	800173e <xQueueGenericSendFromISR+0x3a>
 8001736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d101      	bne.n	8001742 <xQueueGenericSendFromISR+0x3e>
 800173e:	2301      	movs	r3, #1
 8001740:	e000      	b.n	8001744 <xQueueGenericSendFromISR+0x40>
 8001742:	2300      	movs	r3, #0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d109      	bne.n	800175c <xQueueGenericSendFromISR+0x58>
 8001748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800174c:	f383 8811 	msr	BASEPRI, r3
 8001750:	f3bf 8f6f 	isb	sy
 8001754:	f3bf 8f4f 	dsb	sy
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
 800175a:	e7fe      	b.n	800175a <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	2b02      	cmp	r3, #2
 8001760:	d103      	bne.n	800176a <xQueueGenericSendFromISR+0x66>
 8001762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001766:	2b01      	cmp	r3, #1
 8001768:	d101      	bne.n	800176e <xQueueGenericSendFromISR+0x6a>
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <xQueueGenericSendFromISR+0x6c>
 800176e:	2300      	movs	r3, #0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d109      	bne.n	8001788 <xQueueGenericSendFromISR+0x84>
 8001774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001778:	f383 8811 	msr	BASEPRI, r3
 800177c:	f3bf 8f6f 	isb	sy
 8001780:	f3bf 8f4f 	dsb	sy
 8001784:	623b      	str	r3, [r7, #32]
 8001786:	e7fe      	b.n	8001786 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001788:	f7ff fbc6 	bl	8000f18 <vPortValidateInterruptPriority>
        __asm volatile
 800178c:	f3ef 8211 	mrs	r2, BASEPRI
 8001790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001794:	f383 8811 	msr	BASEPRI, r3
 8001798:	f3bf 8f6f 	isb	sy
 800179c:	f3bf 8f4f 	dsb	sy
 80017a0:	61fa      	str	r2, [r7, #28]
 80017a2:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 80017a4:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80017a6:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80017a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d302      	bcc.n	80017ba <xQueueGenericSendFromISR+0xb6>
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d13d      	bne.n	8001836 <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80017ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80017c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c8:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80017d0:	f000 f91a 	bl	8001a08 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80017d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80017d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017dc:	d112      	bne.n	8001804 <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d024      	beq.n	8001830 <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80017e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017e8:	3324      	adds	r3, #36	; 0x24
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fee8 	bl	80025c0 <xTaskRemoveFromEventList>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d01c      	beq.n	8001830 <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d019      	beq.n	8001830 <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	e015      	b.n	8001830 <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8001804:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001808:	2b7f      	cmp	r3, #127	; 0x7f
 800180a:	d109      	bne.n	8001820 <xQueueGenericSendFromISR+0x11c>
        __asm volatile
 800180c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001810:	f383 8811 	msr	BASEPRI, r3
 8001814:	f3bf 8f6f 	isb	sy
 8001818:	f3bf 8f4f 	dsb	sy
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	e7fe      	b.n	800181e <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001820:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001824:	3301      	adds	r3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	b25a      	sxtb	r2, r3
 800182a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800182c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001830:	2301      	movs	r3, #1
 8001832:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001834:	e001      	b.n	800183a <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001836:	2300      	movs	r3, #0
 8001838:	63fb      	str	r3, [r7, #60]	; 0x3c
 800183a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800183c:	613b      	str	r3, [r7, #16]
        __asm volatile
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001846:	4618      	mov	r0, r3
 8001848:	3740      	adds	r7, #64	; 0x40
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800185c:	2300      	movs	r3, #0
 800185e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001866:	2b00      	cmp	r3, #0
 8001868:	d109      	bne.n	800187e <xQueueReceive+0x2e>
        __asm volatile
 800186a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800186e:	f383 8811 	msr	BASEPRI, r3
 8001872:	f3bf 8f6f 	isb	sy
 8001876:	f3bf 8f4f 	dsb	sy
 800187a:	623b      	str	r3, [r7, #32]
 800187c:	e7fe      	b.n	800187c <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d103      	bne.n	800188c <xQueueReceive+0x3c>
 8001884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <xQueueReceive+0x40>
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <xQueueReceive+0x42>
 8001890:	2300      	movs	r3, #0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <xQueueReceive+0x5a>
 8001896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800189a:	f383 8811 	msr	BASEPRI, r3
 800189e:	f3bf 8f6f 	isb	sy
 80018a2:	f3bf 8f4f 	dsb	sy
 80018a6:	61fb      	str	r3, [r7, #28]
 80018a8:	e7fe      	b.n	80018a8 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80018aa:	f001 f821 	bl	80028f0 <xTaskGetSchedulerState>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <xQueueReceive+0x6a>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <xQueueReceive+0x6e>
 80018ba:	2301      	movs	r3, #1
 80018bc:	e000      	b.n	80018c0 <xQueueReceive+0x70>
 80018be:	2300      	movs	r3, #0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d109      	bne.n	80018d8 <xQueueReceive+0x88>
 80018c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018c8:	f383 8811 	msr	BASEPRI, r3
 80018cc:	f3bf 8f6f 	isb	sy
 80018d0:	f3bf 8f4f 	dsb	sy
 80018d4:	61bb      	str	r3, [r7, #24]
 80018d6:	e7fe      	b.n	80018d6 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80018d8:	f7ff fa42 	bl	8000d60 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80018dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d01f      	beq.n	8001928 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80018ec:	f000 f8f6 	bl	8001adc <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	1e5a      	subs	r2, r3, #1
 80018f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f6:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80018f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00f      	beq.n	8001920 <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001902:	3310      	adds	r3, #16
 8001904:	4618      	mov	r0, r3
 8001906:	f000 fe5b 	bl	80025c0 <xTaskRemoveFromEventList>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d007      	beq.n	8001920 <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001910:	4b3c      	ldr	r3, [pc, #240]	; (8001a04 <xQueueReceive+0x1b4>)
 8001912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	f3bf 8f4f 	dsb	sy
 800191c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001920:	f7ff fa4c 	bl	8000dbc <vPortExitCritical>
                return pdPASS;
 8001924:	2301      	movs	r3, #1
 8001926:	e069      	b.n	80019fc <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d103      	bne.n	8001936 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800192e:	f7ff fa45 	bl	8000dbc <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001932:	2300      	movs	r3, #0
 8001934:	e062      	b.n	80019fc <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001938:	2b00      	cmp	r3, #0
 800193a:	d106      	bne.n	800194a <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	4618      	mov	r0, r3
 8001942:	f000 fe9f 	bl	8002684 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001946:	2301      	movs	r3, #1
 8001948:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800194a:	f7ff fa37 	bl	8000dbc <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800194e:	f000 fc1d 	bl	800218c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001952:	f7ff fa05 	bl	8000d60 <vPortEnterCritical>
 8001956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001958:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800195c:	b25b      	sxtb	r3, r3
 800195e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001962:	d103      	bne.n	800196c <xQueueReceive+0x11c>
 8001964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800196c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001972:	b25b      	sxtb	r3, r3
 8001974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001978:	d103      	bne.n	8001982 <xQueueReceive+0x132>
 800197a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001982:	f7ff fa1b 	bl	8000dbc <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001986:	1d3a      	adds	r2, r7, #4
 8001988:	f107 0310 	add.w	r3, r7, #16
 800198c:	4611      	mov	r1, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f000 fe8e 	bl	80026b0 <xTaskCheckForTimeOut>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d123      	bne.n	80019e2 <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800199a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800199c:	f000 f916 	bl	8001bcc <prvIsQueueEmpty>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d017      	beq.n	80019d6 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80019a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019a8:	3324      	adds	r3, #36	; 0x24
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4611      	mov	r1, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 fdb8 	bl	8002524 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80019b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019b6:	f000 f8b7 	bl	8001b28 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80019ba:	f000 fbf5 	bl	80021a8 <xTaskResumeAll>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d189      	bne.n	80018d8 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <xQueueReceive+0x1b4>)
 80019c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	f3bf 8f4f 	dsb	sy
 80019d0:	f3bf 8f6f 	isb	sy
 80019d4:	e780      	b.n	80018d8 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80019d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019d8:	f000 f8a6 	bl	8001b28 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80019dc:	f000 fbe4 	bl	80021a8 <xTaskResumeAll>
 80019e0:	e77a      	b.n	80018d8 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80019e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019e4:	f000 f8a0 	bl	8001b28 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80019e8:	f000 fbde 	bl	80021a8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80019ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019ee:	f000 f8ed 	bl	8001bcc <prvIsQueueEmpty>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f43f af6f 	beq.w	80018d8 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80019fa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3730      	adds	r7, #48	; 0x30
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	e000ed04 	.word	0xe000ed04

08001a08 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d10d      	bne.n	8001a42 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d14d      	bne.n	8001aca <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 ff7a 	bl	800292c <xTaskPriorityDisinherit>
 8001a38:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	e043      	b.n	8001aca <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d119      	bne.n	8001a7c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6858      	ldr	r0, [r3, #4]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	461a      	mov	r2, r3
 8001a52:	68b9      	ldr	r1, [r7, #8]
 8001a54:	f002 f846 	bl	8003ae4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	441a      	add	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d32b      	bcc.n	8001aca <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	e026      	b.n	8001aca <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	68d8      	ldr	r0, [r3, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	461a      	mov	r2, r3
 8001a86:	68b9      	ldr	r1, [r7, #8]
 8001a88:	f002 f82c 	bl	8003ae4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a94:	425b      	negs	r3, r3
 8001a96:	441a      	add	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d207      	bcs.n	8001ab8 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	425b      	negs	r3, r3
 8001ab2:	441a      	add	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d105      	bne.n	8001aca <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d002      	beq.n	8001aca <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8001ad2:	697b      	ldr	r3, [r7, #20]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d018      	beq.n	8001b20 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	441a      	add	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d303      	bcc.n	8001b10 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68d9      	ldr	r1, [r3, #12]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	461a      	mov	r2, r3
 8001b1a:	6838      	ldr	r0, [r7, #0]
 8001b1c:	f001 ffe2 	bl	8003ae4 <memcpy>
    }
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001b30:	f7ff f916 	bl	8000d60 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b3a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001b3c:	e011      	b.n	8001b62 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d012      	beq.n	8001b6c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	3324      	adds	r3, #36	; 0x24
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 fd38 	bl	80025c0 <xTaskRemoveFromEventList>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001b56:	f000 fe0f 	bl	8002778 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	dce9      	bgt.n	8001b3e <prvUnlockQueue+0x16>
 8001b6a:	e000      	b.n	8001b6e <prvUnlockQueue+0x46>
                        break;
 8001b6c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	22ff      	movs	r2, #255	; 0xff
 8001b72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001b76:	f7ff f921 	bl	8000dbc <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001b7a:	f7ff f8f1 	bl	8000d60 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b84:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b86:	e011      	b.n	8001bac <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d012      	beq.n	8001bb6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3310      	adds	r3, #16
 8001b94:	4618      	mov	r0, r3
 8001b96:	f000 fd13 	bl	80025c0 <xTaskRemoveFromEventList>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001ba0:	f000 fdea 	bl	8002778 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001ba4:	7bbb      	ldrb	r3, [r7, #14]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001bac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	dce9      	bgt.n	8001b88 <prvUnlockQueue+0x60>
 8001bb4:	e000      	b.n	8001bb8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001bb6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	22ff      	movs	r2, #255	; 0xff
 8001bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001bc0:	f7ff f8fc 	bl	8000dbc <vPortExitCritical>
}
 8001bc4:	bf00      	nop
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001bd4:	f7ff f8c4 	bl	8000d60 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001be0:	2301      	movs	r3, #1
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	e001      	b.n	8001bea <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001bea:	f7ff f8e7 	bl	8000dbc <vPortExitCritical>

    return xReturn;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001c00:	f7ff f8ae 	bl	8000d60 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d102      	bne.n	8001c16 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001c10:	2301      	movs	r3, #1
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	e001      	b.n	8001c1a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001c1a:	f7ff f8cf 	bl	8000dbc <vPortExitCritical>

    return xReturn;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3710      	adds	r7, #16
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	e014      	b.n	8001c62 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001c38:	4a0e      	ldr	r2, [pc, #56]	; (8001c74 <vQueueAddToRegistry+0x4c>)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10b      	bne.n	8001c5c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001c44:	490b      	ldr	r1, [pc, #44]	; (8001c74 <vQueueAddToRegistry+0x4c>)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	683a      	ldr	r2, [r7, #0]
 8001c4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8001c4e:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <vQueueAddToRegistry+0x4c>)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4413      	add	r3, r2
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8001c5a:	e005      	b.n	8001c68 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2b07      	cmp	r3, #7
 8001c66:	d9e7      	bls.n	8001c38 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	20012dbc 	.word	0x20012dbc

08001c78 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001c88:	f7ff f86a 	bl	8000d60 <vPortEnterCritical>
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d103      	bne.n	8001ca2 <vQueueWaitForMessageRestricted+0x2a>
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ca8:	b25b      	sxtb	r3, r3
 8001caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cae:	d103      	bne.n	8001cb8 <vQueueWaitForMessageRestricted+0x40>
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cb8:	f7ff f880 	bl	8000dbc <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d106      	bne.n	8001cd2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	3324      	adds	r3, #36	; 0x24
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	68b9      	ldr	r1, [r7, #8]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f000 fc4d 	bl	800256c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001cd2:	6978      	ldr	r0, [r7, #20]
 8001cd4:	f7ff ff28 	bl	8001b28 <prvUnlockQueue>
    }
 8001cd8:	bf00      	nop
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	; 0x30
 8001ce4:	af04      	add	r7, sp, #16
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	4613      	mov	r3, r2
 8001cee:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff f94d 	bl	8000f94 <pvPortMalloc>
 8001cfa:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d00e      	beq.n	8001d20 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001d02:	2058      	movs	r0, #88	; 0x58
 8001d04:	f7ff f946 	bl	8000f94 <pvPortMalloc>
 8001d08:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d003      	beq.n	8001d18 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	631a      	str	r2, [r3, #48]	; 0x30
 8001d16:	e005      	b.n	8001d24 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001d18:	6978      	ldr	r0, [r7, #20]
 8001d1a:	f7ff fa03 	bl	8001124 <vPortFree>
 8001d1e:	e001      	b.n	8001d24 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d013      	beq.n	8001d52 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001d2a:	88fa      	ldrh	r2, [r7, #6]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	9303      	str	r3, [sp, #12]
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	9302      	str	r3, [sp, #8]
 8001d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68b9      	ldr	r1, [r7, #8]
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	f000 f80e 	bl	8001d62 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001d46:	69f8      	ldr	r0, [r7, #28]
 8001d48:	f000 f8a0 	bl	8001e8c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	e002      	b.n	8001d58 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
 8001d56:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001d58:	69bb      	ldr	r3, [r7, #24]
    }
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3720      	adds	r7, #32
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b088      	sub	sp, #32
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d72:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	21a5      	movs	r1, #165	; 0xa5
 8001d7c:	f001 febd 	bl	8003afa <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	f023 0307 	bic.w	r3, r3, #7
 8001d98:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d009      	beq.n	8001db8 <prvInitialiseNewTask+0x56>
 8001da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001da8:	f383 8811 	msr	BASEPRI, r3
 8001dac:	f3bf 8f6f 	isb	sy
 8001db0:	f3bf 8f4f 	dsb	sy
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	e7fe      	b.n	8001db6 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d01f      	beq.n	8001dfe <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
 8001dc2:	e012      	b.n	8001dea <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001dc4:	68ba      	ldr	r2, [r7, #8]
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	4413      	add	r3, r2
 8001dca:	7819      	ldrb	r1, [r3, #0]
 8001dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	3334      	adds	r3, #52	; 0x34
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001dd8:	68ba      	ldr	r2, [r7, #8]
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	4413      	add	r3, r2
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d006      	beq.n	8001df2 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	3301      	adds	r3, #1
 8001de8:	61fb      	str	r3, [r7, #28]
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	2b09      	cmp	r3, #9
 8001dee:	d9e9      	bls.n	8001dc4 <prvInitialiseNewTask+0x62>
 8001df0:	e000      	b.n	8001df4 <prvInitialiseNewTask+0x92>
            {
                break;
 8001df2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001dfc:	e003      	b.n	8001e06 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d901      	bls.n	8001e10 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e14:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e1a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e1e:	2200      	movs	r2, #0
 8001e20:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e24:	3304      	adds	r3, #4
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fddc 	bl	80009e4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2e:	3318      	adds	r3, #24
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fdd7 	bl	80009e4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e3a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3e:	f1c3 0205 	rsb	r2, r3, #5
 8001e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e44:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e4a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4e:	3350      	adds	r3, #80	; 0x50
 8001e50:	2204      	movs	r2, #4
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f001 fe50 	bl	8003afa <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5c:	3354      	adds	r3, #84	; 0x54
 8001e5e:	2201      	movs	r2, #1
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f001 fe49 	bl	8003afa <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	68f9      	ldr	r1, [r7, #12]
 8001e6c:	69b8      	ldr	r0, [r7, #24]
 8001e6e:	f7fe fe4d 	bl	8000b0c <pxPortInitialiseStack>
 8001e72:	4602      	mov	r2, r0
 8001e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e76:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e82:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001e84:	bf00      	nop
 8001e86:	3720      	adds	r7, #32
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001e94:	f7fe ff64 	bl	8000d60 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001e98:	4b2c      	ldr	r3, [pc, #176]	; (8001f4c <prvAddNewTaskToReadyList+0xc0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	4a2b      	ldr	r2, [pc, #172]	; (8001f4c <prvAddNewTaskToReadyList+0xc0>)
 8001ea0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001ea2:	4b2b      	ldr	r3, [pc, #172]	; (8001f50 <prvAddNewTaskToReadyList+0xc4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d109      	bne.n	8001ebe <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001eaa:	4a29      	ldr	r2, [pc, #164]	; (8001f50 <prvAddNewTaskToReadyList+0xc4>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001eb0:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <prvAddNewTaskToReadyList+0xc0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d110      	bne.n	8001eda <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001eb8:	f000 fc82 	bl	80027c0 <prvInitialiseTaskLists>
 8001ebc:	e00d      	b.n	8001eda <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001ebe:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <prvAddNewTaskToReadyList+0xc8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d109      	bne.n	8001eda <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001ec6:	4b22      	ldr	r3, [pc, #136]	; (8001f50 <prvAddNewTaskToReadyList+0xc4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d802      	bhi.n	8001eda <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001ed4:	4a1e      	ldr	r2, [pc, #120]	; (8001f50 <prvAddNewTaskToReadyList+0xc4>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001eda:	4b1f      	ldr	r3, [pc, #124]	; (8001f58 <prvAddNewTaskToReadyList+0xcc>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	4a1d      	ldr	r2, [pc, #116]	; (8001f58 <prvAddNewTaskToReadyList+0xcc>)
 8001ee2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	; (8001f58 <prvAddNewTaskToReadyList+0xcc>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <prvAddNewTaskToReadyList+0xd0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <prvAddNewTaskToReadyList+0xd0>)
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f02:	4613      	mov	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4a15      	ldr	r2, [pc, #84]	; (8001f60 <prvAddNewTaskToReadyList+0xd4>)
 8001f0c:	441a      	add	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3304      	adds	r3, #4
 8001f12:	4619      	mov	r1, r3
 8001f14:	4610      	mov	r0, r2
 8001f16:	f7fe fd72 	bl	80009fe <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001f1a:	f7fe ff4f 	bl	8000dbc <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <prvAddNewTaskToReadyList+0xc8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00e      	beq.n	8001f44 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <prvAddNewTaskToReadyList+0xc4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d207      	bcs.n	8001f44 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <prvAddNewTaskToReadyList+0xd8>)
 8001f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	f3bf 8f4f 	dsb	sy
 8001f40:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20012d48 	.word	0x20012d48
 8001f50:	20012c70 	.word	0x20012c70
 8001f54:	20012d54 	.word	0x20012d54
 8001f58:	20012d64 	.word	0x20012d64
 8001f5c:	20012d50 	.word	0x20012d50
 8001f60:	20012c74 	.word	0x20012c74
 8001f64:	e000ed04 	.word	0xe000ed04

08001f68 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

    UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
    {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
        TCB_t const * pxTCB;
        UBaseType_t uxReturn;

        taskENTER_CRITICAL();
 8001f70:	f7fe fef6 	bl	8000d60 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the task
             * that called uxTaskPriorityGet() that is being queried. */
            pxTCB = prvGetTCBFromHandle( xTask );
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d102      	bne.n	8001f80 <uxTaskPriorityGet+0x18>
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <uxTaskPriorityGet+0x30>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	e000      	b.n	8001f82 <uxTaskPriorityGet+0x1a>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	60fb      	str	r3, [r7, #12]
            uxReturn = pxTCB->uxPriority;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f88:	60bb      	str	r3, [r7, #8]
        }
        taskEXIT_CRITICAL();
 8001f8a:	f7fe ff17 	bl	8000dbc <vPortExitCritical>

        return uxReturn;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
    }
 8001f90:	4618      	mov	r0, r3
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20012c70 	.word	0x20012c70

08001f9c <vTaskPrioritySet>:

#if ( INCLUDE_vTaskPrioritySet == 1 )

    void vTaskPrioritySet( TaskHandle_t xTask,
                           UBaseType_t uxNewPriority )
    {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
        BaseType_t xYieldRequired = pdFALSE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]

        configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	2b04      	cmp	r3, #4
 8001fae:	d909      	bls.n	8001fc4 <vTaskPrioritySet+0x28>
 8001fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fb4:	f383 8811 	msr	BASEPRI, r3
 8001fb8:	f3bf 8f6f 	isb	sy
 8001fbc:	f3bf 8f4f 	dsb	sy
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	e7fe      	b.n	8001fc2 <vTaskPrioritySet+0x26>

        /* Ensure the new priority is valid. */
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d901      	bls.n	8001fce <vTaskPrioritySet+0x32>
        {
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001fca:	2304      	movs	r3, #4
 8001fcc:	603b      	str	r3, [r7, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8001fce:	f7fe fec7 	bl	8000d60 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the calling
             * task that is being changed. */
            pxTCB = prvGetTCBFromHandle( xTask );
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <vTaskPrioritySet+0x42>
 8001fd8:	4b40      	ldr	r3, [pc, #256]	; (80020dc <vTaskPrioritySet+0x140>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	e000      	b.n	8001fe0 <vTaskPrioritySet+0x44>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	61bb      	str	r3, [r7, #24]

            traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

            #if ( configUSE_MUTEXES == 1 )
                {
                    uxCurrentBasePriority = pxTCB->uxBasePriority;
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe6:	617b      	str	r3, [r7, #20]
                {
                    uxCurrentBasePriority = pxTCB->uxPriority;
                }
            #endif

            if( uxCurrentBasePriority != uxNewPriority )
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d06f      	beq.n	80020d0 <vTaskPrioritySet+0x134>
            {
                /* The priority change may have readied a task of higher
                 * priority than the calling task. */
                if( uxNewPriority > uxCurrentBasePriority )
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d90d      	bls.n	8002014 <vTaskPrioritySet+0x78>
                {
                    if( pxTCB != pxCurrentTCB )
 8001ff8:	4b38      	ldr	r3, [pc, #224]	; (80020dc <vTaskPrioritySet+0x140>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d00f      	beq.n	8002022 <vTaskPrioritySet+0x86>
                    {
                        /* The priority of a task other than the currently
                         * running task is being raised.  Is the priority being
                         * raised above that of the running task? */
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8002002:	4b36      	ldr	r3, [pc, #216]	; (80020dc <vTaskPrioritySet+0x140>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d809      	bhi.n	8002022 <vTaskPrioritySet+0x86>
                        {
                            xYieldRequired = pdTRUE;
 800200e:	2301      	movs	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
 8002012:	e006      	b.n	8002022 <vTaskPrioritySet+0x86>
                        /* The priority of the running task is being raised,
                         * but the running task must already be the highest
                         * priority task able to run so no yield is required. */
                    }
                }
                else if( pxTCB == pxCurrentTCB )
 8002014:	4b31      	ldr	r3, [pc, #196]	; (80020dc <vTaskPrioritySet+0x140>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	429a      	cmp	r2, r3
 800201c:	d101      	bne.n	8002022 <vTaskPrioritySet+0x86>
                {
                    /* Setting the priority of the running task down means
                     * there may now be another task of higher priority that
                     * is ready to execute. */
                    xYieldRequired = pdTRUE;
 800201e:	2301      	movs	r3, #1
 8002020:	61fb      	str	r3, [r7, #28]
                }

                /* Remember the ready list the task might be referenced from
                 * before its uxPriority member is changed so the
                 * taskRESET_READY_PRIORITY() macro can function correctly. */
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002026:	613b      	str	r3, [r7, #16]

                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* Only change the priority being used if the task is not
                         * currently using an inherited priority. */
                        if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	429a      	cmp	r2, r3
 8002032:	d102      	bne.n	800203a <vTaskPrioritySet+0x9e>
                        {
                            pxTCB->uxPriority = uxNewPriority;
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	62da      	str	r2, [r3, #44]	; 0x2c
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        /* The base priority gets set whatever. */
                        pxTCB->uxBasePriority = uxNewPriority;
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	649a      	str	r2, [r3, #72]	; 0x48
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                /* Only reset the event list item value if the value is not
                 * being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	2b00      	cmp	r3, #0
 8002046:	db04      	blt.n	8002052 <vTaskPrioritySet+0xb6>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	f1c3 0205 	rsb	r2, r3, #5
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	619a      	str	r2, [r3, #24]

                /* If the task is in the blocked or suspended list we need do
                 * nothing more than change its priority variable. However, if
                 * the task is in a ready list it needs to be removed and placed
                 * in the list appropriate to its new priority. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	6959      	ldr	r1, [r3, #20]
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4a1f      	ldr	r2, [pc, #124]	; (80020e0 <vTaskPrioritySet+0x144>)
 8002062:	4413      	add	r3, r2
 8002064:	4299      	cmp	r1, r3
 8002066:	d128      	bne.n	80020ba <vTaskPrioritySet+0x11e>
                {
                    /* The task is currently in its ready list - remove before
                     * adding it to it's new ready list.  As we are in a critical
                     * section we can do this even if the scheduler is suspended. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	3304      	adds	r3, #4
 800206c:	4618      	mov	r0, r3
 800206e:	f7fe fd23 	bl	8000ab8 <uxListRemove>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d109      	bne.n	800208c <vTaskPrioritySet+0xf0>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8002078:	2201      	movs	r2, #1
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43da      	mvns	r2, r3
 8002082:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <vTaskPrioritySet+0x148>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4013      	ands	r3, r2
 8002088:	4a16      	ldr	r2, [pc, #88]	; (80020e4 <vTaskPrioritySet+0x148>)
 800208a:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    prvAddTaskToReadyList( pxTCB );
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002090:	2201      	movs	r2, #1
 8002092:	409a      	lsls	r2, r3
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <vTaskPrioritySet+0x148>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4313      	orrs	r3, r2
 800209a:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <vTaskPrioritySet+0x148>)
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <vTaskPrioritySet+0x144>)
 80020ac:	441a      	add	r2, r3
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	3304      	adds	r3, #4
 80020b2:	4619      	mov	r1, r3
 80020b4:	4610      	mov	r0, r2
 80020b6:	f7fe fca2 	bl	80009fe <vListInsertEnd>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                if( xYieldRequired != pdFALSE )
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d007      	beq.n	80020d0 <vTaskPrioritySet+0x134>
                {
                    taskYIELD_IF_USING_PREEMPTION();
 80020c0:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <vTaskPrioritySet+0x14c>)
 80020c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	f3bf 8f4f 	dsb	sy
 80020cc:	f3bf 8f6f 	isb	sy
                /* Remove compiler warning about unused variables when the port
                 * optimised task selection is not being used. */
                ( void ) uxPriorityUsedOnEntry;
            }
        }
        taskEXIT_CRITICAL();
 80020d0:	f7fe fe74 	bl	8000dbc <vPortExitCritical>
    }
 80020d4:	bf00      	nop
 80020d6:	3720      	adds	r7, #32
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20012c70 	.word	0x20012c70
 80020e0:	20012c74 	.word	0x20012c74
 80020e4:	20012d50 	.word	0x20012d50
 80020e8:	e000ed04 	.word	0xe000ed04

080020ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80020f2:	4b1f      	ldr	r3, [pc, #124]	; (8002170 <vTaskStartScheduler+0x84>)
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	2300      	movs	r3, #0
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2300      	movs	r3, #0
 80020fc:	2282      	movs	r2, #130	; 0x82
 80020fe:	491d      	ldr	r1, [pc, #116]	; (8002174 <vTaskStartScheduler+0x88>)
 8002100:	481d      	ldr	r0, [pc, #116]	; (8002178 <vTaskStartScheduler+0x8c>)
 8002102:	f7ff fded 	bl	8001ce0 <xTaskCreate>
 8002106:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d102      	bne.n	8002114 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800210e:	f000 fceb 	bl	8002ae8 <xTimerCreateTimerTask>
 8002112:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d115      	bne.n	8002146 <vTaskStartScheduler+0x5a>
 800211a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211e:	f383 8811 	msr	BASEPRI, r3
 8002122:	f3bf 8f6f 	isb	sy
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800212c:	4b13      	ldr	r3, [pc, #76]	; (800217c <vTaskStartScheduler+0x90>)
 800212e:	f04f 32ff 	mov.w	r2, #4294967295
 8002132:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <vTaskStartScheduler+0x94>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800213a:	4b12      	ldr	r3, [pc, #72]	; (8002184 <vTaskStartScheduler+0x98>)
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002140:	f7fe fd70 	bl	8000c24 <xPortStartScheduler>
 8002144:	e00d      	b.n	8002162 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d109      	bne.n	8002162 <vTaskStartScheduler+0x76>
 800214e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002152:	f383 8811 	msr	BASEPRI, r3
 8002156:	f3bf 8f6f 	isb	sy
 800215a:	f3bf 8f4f 	dsb	sy
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	e7fe      	b.n	8002160 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002162:	4b09      	ldr	r3, [pc, #36]	; (8002188 <vTaskStartScheduler+0x9c>)
 8002164:	681b      	ldr	r3, [r3, #0]
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20012d6c 	.word	0x20012d6c
 8002174:	08003b24 	.word	0x08003b24
 8002178:	08002791 	.word	0x08002791
 800217c:	20012d68 	.word	0x20012d68
 8002180:	20012d54 	.word	0x20012d54
 8002184:	20012d4c 	.word	0x20012d4c
 8002188:	20000014 	.word	0x20000014

0800218c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002190:	4b04      	ldr	r3, [pc, #16]	; (80021a4 <vTaskSuspendAll+0x18>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	3301      	adds	r3, #1
 8002196:	4a03      	ldr	r2, [pc, #12]	; (80021a4 <vTaskSuspendAll+0x18>)
 8002198:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	20012d70 	.word	0x20012d70

080021a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80021b6:	4b41      	ldr	r3, [pc, #260]	; (80022bc <xTaskResumeAll+0x114>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d109      	bne.n	80021d2 <xTaskResumeAll+0x2a>
 80021be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021c2:	f383 8811 	msr	BASEPRI, r3
 80021c6:	f3bf 8f6f 	isb	sy
 80021ca:	f3bf 8f4f 	dsb	sy
 80021ce:	603b      	str	r3, [r7, #0]
 80021d0:	e7fe      	b.n	80021d0 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80021d2:	f7fe fdc5 	bl	8000d60 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80021d6:	4b39      	ldr	r3, [pc, #228]	; (80022bc <xTaskResumeAll+0x114>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	3b01      	subs	r3, #1
 80021dc:	4a37      	ldr	r2, [pc, #220]	; (80022bc <xTaskResumeAll+0x114>)
 80021de:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021e0:	4b36      	ldr	r3, [pc, #216]	; (80022bc <xTaskResumeAll+0x114>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d161      	bne.n	80022ac <xTaskResumeAll+0x104>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80021e8:	4b35      	ldr	r3, [pc, #212]	; (80022c0 <xTaskResumeAll+0x118>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d05d      	beq.n	80022ac <xTaskResumeAll+0x104>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80021f0:	e02e      	b.n	8002250 <xTaskResumeAll+0xa8>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021f2:	4b34      	ldr	r3, [pc, #208]	; (80022c4 <xTaskResumeAll+0x11c>)
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	3318      	adds	r3, #24
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fc5a 	bl	8000ab8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	3304      	adds	r3, #4
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fc55 	bl	8000ab8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002212:	2201      	movs	r2, #1
 8002214:	409a      	lsls	r2, r3
 8002216:	4b2c      	ldr	r3, [pc, #176]	; (80022c8 <xTaskResumeAll+0x120>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4313      	orrs	r3, r2
 800221c:	4a2a      	ldr	r2, [pc, #168]	; (80022c8 <xTaskResumeAll+0x120>)
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4a27      	ldr	r2, [pc, #156]	; (80022cc <xTaskResumeAll+0x124>)
 800222e:	441a      	add	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3304      	adds	r3, #4
 8002234:	4619      	mov	r1, r3
 8002236:	4610      	mov	r0, r2
 8002238:	f7fe fbe1 	bl	80009fe <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002240:	4b23      	ldr	r3, [pc, #140]	; (80022d0 <xTaskResumeAll+0x128>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002246:	429a      	cmp	r2, r3
 8002248:	d302      	bcc.n	8002250 <xTaskResumeAll+0xa8>
                    {
                        xYieldPending = pdTRUE;
 800224a:	4b22      	ldr	r3, [pc, #136]	; (80022d4 <xTaskResumeAll+0x12c>)
 800224c:	2201      	movs	r2, #1
 800224e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002250:	4b1c      	ldr	r3, [pc, #112]	; (80022c4 <xTaskResumeAll+0x11c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1cc      	bne.n	80021f2 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <xTaskResumeAll+0xba>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800225e:	f000 fb2b 	bl	80028b8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002262:	4b1d      	ldr	r3, [pc, #116]	; (80022d8 <xTaskResumeAll+0x130>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <xTaskResumeAll+0xe8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800226e:	f000 f847 	bl	8002300 <xTaskIncrementTick>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <xTaskResumeAll+0xd6>
                            {
                                xYieldPending = pdTRUE;
 8002278:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <xTaskResumeAll+0x12c>)
 800227a:	2201      	movs	r2, #1
 800227c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3b01      	subs	r3, #1
 8002282:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f1      	bne.n	800226e <xTaskResumeAll+0xc6>

                        xPendedTicks = 0;
 800228a:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <xTaskResumeAll+0x130>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002290:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <xTaskResumeAll+0x12c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d009      	beq.n	80022ac <xTaskResumeAll+0x104>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002298:	2301      	movs	r3, #1
 800229a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <xTaskResumeAll+0x134>)
 800229e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80022ac:	f7fe fd86 	bl	8000dbc <vPortExitCritical>

    return xAlreadyYielded;
 80022b0:	68bb      	ldr	r3, [r7, #8]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20012d70 	.word	0x20012d70
 80022c0:	20012d48 	.word	0x20012d48
 80022c4:	20012d08 	.word	0x20012d08
 80022c8:	20012d50 	.word	0x20012d50
 80022cc:	20012c74 	.word	0x20012c74
 80022d0:	20012c70 	.word	0x20012c70
 80022d4:	20012d5c 	.word	0x20012d5c
 80022d8:	20012d58 	.word	0x20012d58
 80022dc:	e000ed04 	.word	0xe000ed04

080022e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80022e6:	4b05      	ldr	r3, [pc, #20]	; (80022fc <xTaskGetTickCount+0x1c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80022ec:	687b      	ldr	r3, [r7, #4]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20012d4c 	.word	0x20012d4c

08002300 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800230a:	4b4e      	ldr	r3, [pc, #312]	; (8002444 <xTaskIncrementTick+0x144>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2b00      	cmp	r3, #0
 8002310:	f040 808d 	bne.w	800242e <xTaskIncrementTick+0x12e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002314:	4b4c      	ldr	r3, [pc, #304]	; (8002448 <xTaskIncrementTick+0x148>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800231c:	4a4a      	ldr	r2, [pc, #296]	; (8002448 <xTaskIncrementTick+0x148>)
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d11f      	bne.n	8002368 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8002328:	4b48      	ldr	r3, [pc, #288]	; (800244c <xTaskIncrementTick+0x14c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d009      	beq.n	8002346 <xTaskIncrementTick+0x46>
 8002332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002336:	f383 8811 	msr	BASEPRI, r3
 800233a:	f3bf 8f6f 	isb	sy
 800233e:	f3bf 8f4f 	dsb	sy
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	e7fe      	b.n	8002344 <xTaskIncrementTick+0x44>
 8002346:	4b41      	ldr	r3, [pc, #260]	; (800244c <xTaskIncrementTick+0x14c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	4b40      	ldr	r3, [pc, #256]	; (8002450 <xTaskIncrementTick+0x150>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a3e      	ldr	r2, [pc, #248]	; (800244c <xTaskIncrementTick+0x14c>)
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	4a3e      	ldr	r2, [pc, #248]	; (8002450 <xTaskIncrementTick+0x150>)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	4b3e      	ldr	r3, [pc, #248]	; (8002454 <xTaskIncrementTick+0x154>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3301      	adds	r3, #1
 8002360:	4a3c      	ldr	r2, [pc, #240]	; (8002454 <xTaskIncrementTick+0x154>)
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	f000 faa8 	bl	80028b8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002368:	4b3b      	ldr	r3, [pc, #236]	; (8002458 <xTaskIncrementTick+0x158>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	429a      	cmp	r2, r3
 8002370:	d348      	bcc.n	8002404 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002372:	4b36      	ldr	r3, [pc, #216]	; (800244c <xTaskIncrementTick+0x14c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d104      	bne.n	8002386 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800237c:	4b36      	ldr	r3, [pc, #216]	; (8002458 <xTaskIncrementTick+0x158>)
 800237e:	f04f 32ff 	mov.w	r2, #4294967295
 8002382:	601a      	str	r2, [r3, #0]
                    break;
 8002384:	e03e      	b.n	8002404 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002386:	4b31      	ldr	r3, [pc, #196]	; (800244c <xTaskIncrementTick+0x14c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	429a      	cmp	r2, r3
 800239c:	d203      	bcs.n	80023a6 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800239e:	4a2e      	ldr	r2, [pc, #184]	; (8002458 <xTaskIncrementTick+0x158>)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80023a4:	e02e      	b.n	8002404 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	3304      	adds	r3, #4
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe fb84 	bl	8000ab8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d004      	beq.n	80023c2 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	3318      	adds	r3, #24
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fb7b 	bl	8000ab8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c6:	2201      	movs	r2, #1
 80023c8:	409a      	lsls	r2, r3
 80023ca:	4b24      	ldr	r3, [pc, #144]	; (800245c <xTaskIncrementTick+0x15c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	4a22      	ldr	r2, [pc, #136]	; (800245c <xTaskIncrementTick+0x15c>)
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023d8:	4613      	mov	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4a1f      	ldr	r2, [pc, #124]	; (8002460 <xTaskIncrementTick+0x160>)
 80023e2:	441a      	add	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	3304      	adds	r3, #4
 80023e8:	4619      	mov	r1, r3
 80023ea:	4610      	mov	r0, r2
 80023ec:	f7fe fb07 	bl	80009fe <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023f4:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <xTaskIncrementTick+0x164>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d3b9      	bcc.n	8002372 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 80023fe:	2301      	movs	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002402:	e7b6      	b.n	8002372 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <xTaskIncrementTick+0x164>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800240a:	4915      	ldr	r1, [pc, #84]	; (8002460 <xTaskIncrementTick+0x160>)
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d901      	bls.n	8002420 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 800241c:	2301      	movs	r3, #1
 800241e:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <xTaskIncrementTick+0x168>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d007      	beq.n	8002438 <xTaskIncrementTick+0x138>
                {
                    xSwitchRequired = pdTRUE;
 8002428:	2301      	movs	r3, #1
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	e004      	b.n	8002438 <xTaskIncrementTick+0x138>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <xTaskIncrementTick+0x16c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3301      	adds	r3, #1
 8002434:	4a0d      	ldr	r2, [pc, #52]	; (800246c <xTaskIncrementTick+0x16c>)
 8002436:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002438:	697b      	ldr	r3, [r7, #20]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20012d70 	.word	0x20012d70
 8002448:	20012d4c 	.word	0x20012d4c
 800244c:	20012d00 	.word	0x20012d00
 8002450:	20012d04 	.word	0x20012d04
 8002454:	20012d60 	.word	0x20012d60
 8002458:	20012d68 	.word	0x20012d68
 800245c:	20012d50 	.word	0x20012d50
 8002460:	20012c74 	.word	0x20012c74
 8002464:	20012c70 	.word	0x20012c70
 8002468:	20012d5c 	.word	0x20012d5c
 800246c:	20012d58 	.word	0x20012d58

08002470 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002476:	4b26      	ldr	r3, [pc, #152]	; (8002510 <vTaskSwitchContext+0xa0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800247e:	4b25      	ldr	r3, [pc, #148]	; (8002514 <vTaskSwitchContext+0xa4>)
 8002480:	2201      	movs	r2, #1
 8002482:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002484:	e03e      	b.n	8002504 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 8002486:	4b23      	ldr	r3, [pc, #140]	; (8002514 <vTaskSwitchContext+0xa4>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800248c:	4b22      	ldr	r3, [pc, #136]	; (8002518 <vTaskSwitchContext+0xa8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	fab3 f383 	clz	r3, r3
 8002498:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800249a:	7afb      	ldrb	r3, [r7, #11]
 800249c:	f1c3 031f 	rsb	r3, r3, #31
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	491e      	ldr	r1, [pc, #120]	; (800251c <vTaskSwitchContext+0xac>)
 80024a4:	697a      	ldr	r2, [r7, #20]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <vTaskSwitchContext+0x5a>
        __asm volatile
 80024b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ba:	f383 8811 	msr	BASEPRI, r3
 80024be:	f3bf 8f6f 	isb	sy
 80024c2:	f3bf 8f4f 	dsb	sy
 80024c6:	607b      	str	r3, [r7, #4]
 80024c8:	e7fe      	b.n	80024c8 <vTaskSwitchContext+0x58>
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4a11      	ldr	r2, [pc, #68]	; (800251c <vTaskSwitchContext+0xac>)
 80024d6:	4413      	add	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	3308      	adds	r3, #8
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d104      	bne.n	80024fa <vTaskSwitchContext+0x8a>
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	4a07      	ldr	r2, [pc, #28]	; (8002520 <vTaskSwitchContext+0xb0>)
 8002502:	6013      	str	r3, [r2, #0]
}
 8002504:	bf00      	nop
 8002506:	371c      	adds	r7, #28
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	20012d70 	.word	0x20012d70
 8002514:	20012d5c 	.word	0x20012d5c
 8002518:	20012d50 	.word	0x20012d50
 800251c:	20012c74 	.word	0x20012c74
 8002520:	20012c70 	.word	0x20012c70

08002524 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d109      	bne.n	8002548 <vTaskPlaceOnEventList+0x24>
 8002534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002538:	f383 8811 	msr	BASEPRI, r3
 800253c:	f3bf 8f6f 	isb	sy
 8002540:	f3bf 8f4f 	dsb	sy
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	e7fe      	b.n	8002546 <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002548:	4b07      	ldr	r3, [pc, #28]	; (8002568 <vTaskPlaceOnEventList+0x44>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3318      	adds	r3, #24
 800254e:	4619      	mov	r1, r3
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7fe fa78 	bl	8000a46 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002556:	2101      	movs	r1, #1
 8002558:	6838      	ldr	r0, [r7, #0]
 800255a:	f000 fa5f 	bl	8002a1c <prvAddCurrentTaskToDelayedList>
}
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20012c70 	.word	0x20012c70

0800256c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <vTaskPlaceOnEventListRestricted+0x26>
 800257e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002582:	f383 8811 	msr	BASEPRI, r3
 8002586:	f3bf 8f6f 	isb	sy
 800258a:	f3bf 8f4f 	dsb	sy
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	e7fe      	b.n	8002590 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002592:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <vTaskPlaceOnEventListRestricted+0x50>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	3318      	adds	r3, #24
 8002598:	4619      	mov	r1, r3
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f7fe fa2f 	bl	80009fe <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	68b8      	ldr	r0, [r7, #8]
 80025b0:	f000 fa34 	bl	8002a1c <prvAddCurrentTaskToDelayedList>
    }
 80025b4:	bf00      	nop
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20012c70 	.word	0x20012c70

080025c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <xTaskRemoveFromEventList+0x2a>
 80025d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025da:	f383 8811 	msr	BASEPRI, r3
 80025de:	f3bf 8f6f 	isb	sy
 80025e2:	f3bf 8f4f 	dsb	sy
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	e7fe      	b.n	80025e8 <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	3318      	adds	r3, #24
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe fa62 	bl	8000ab8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <xTaskRemoveFromEventList+0xac>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d11c      	bne.n	8002636 <xTaskRemoveFromEventList+0x76>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	3304      	adds	r3, #4
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fa59 	bl	8000ab8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260a:	2201      	movs	r2, #1
 800260c:	409a      	lsls	r2, r3
 800260e:	4b18      	ldr	r3, [pc, #96]	; (8002670 <xTaskRemoveFromEventList+0xb0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4313      	orrs	r3, r2
 8002614:	4a16      	ldr	r2, [pc, #88]	; (8002670 <xTaskRemoveFromEventList+0xb0>)
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4a13      	ldr	r2, [pc, #76]	; (8002674 <xTaskRemoveFromEventList+0xb4>)
 8002626:	441a      	add	r2, r3
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	3304      	adds	r3, #4
 800262c:	4619      	mov	r1, r3
 800262e:	4610      	mov	r0, r2
 8002630:	f7fe f9e5 	bl	80009fe <vListInsertEnd>
 8002634:	e005      	b.n	8002642 <xTaskRemoveFromEventList+0x82>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	3318      	adds	r3, #24
 800263a:	4619      	mov	r1, r3
 800263c:	480e      	ldr	r0, [pc, #56]	; (8002678 <xTaskRemoveFromEventList+0xb8>)
 800263e:	f7fe f9de 	bl	80009fe <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <xTaskRemoveFromEventList+0xbc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	429a      	cmp	r2, r3
 800264e:	d905      	bls.n	800265c <xTaskRemoveFromEventList+0x9c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002650:	2301      	movs	r3, #1
 8002652:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002654:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <xTaskRemoveFromEventList+0xc0>)
 8002656:	2201      	movs	r2, #1
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	e001      	b.n	8002660 <xTaskRemoveFromEventList+0xa0>
    }
    else
    {
        xReturn = pdFALSE;
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002660:	697b      	ldr	r3, [r7, #20]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20012d70 	.word	0x20012d70
 8002670:	20012d50 	.word	0x20012d50
 8002674:	20012c74 	.word	0x20012c74
 8002678:	20012d08 	.word	0x20012d08
 800267c:	20012c70 	.word	0x20012c70
 8002680:	20012d5c 	.word	0x20012d5c

08002684 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <vTaskInternalSetTimeOutState+0x24>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002694:	4b05      	ldr	r3, [pc, #20]	; (80026ac <vTaskInternalSetTimeOutState+0x28>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	605a      	str	r2, [r3, #4]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	20012d60 	.word	0x20012d60
 80026ac:	20012d4c 	.word	0x20012d4c

080026b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d109      	bne.n	80026d4 <xTaskCheckForTimeOut+0x24>
 80026c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c4:	f383 8811 	msr	BASEPRI, r3
 80026c8:	f3bf 8f6f 	isb	sy
 80026cc:	f3bf 8f4f 	dsb	sy
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	e7fe      	b.n	80026d2 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d109      	bne.n	80026ee <xTaskCheckForTimeOut+0x3e>
 80026da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026de:	f383 8811 	msr	BASEPRI, r3
 80026e2:	f3bf 8f6f 	isb	sy
 80026e6:	f3bf 8f4f 	dsb	sy
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	e7fe      	b.n	80026ec <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 80026ee:	f7fe fb37 	bl	8000d60 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80026f2:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <xTaskCheckForTimeOut+0xc0>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800270a:	d102      	bne.n	8002712 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800270c:	2300      	movs	r3, #0
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	e026      	b.n	8002760 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4b17      	ldr	r3, [pc, #92]	; (8002774 <xTaskCheckForTimeOut+0xc4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	429a      	cmp	r2, r3
 800271c:	d00a      	beq.n	8002734 <xTaskCheckForTimeOut+0x84>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	429a      	cmp	r2, r3
 8002726:	d805      	bhi.n	8002734 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002728:	2301      	movs	r3, #1
 800272a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	e015      	b.n	8002760 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	429a      	cmp	r2, r3
 800273c:	d90b      	bls.n	8002756 <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	1ad2      	subs	r2, r2, r3
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff ff9a 	bl	8002684 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002750:	2300      	movs	r3, #0
 8002752:	61fb      	str	r3, [r7, #28]
 8002754:	e004      	b.n	8002760 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800275c:	2301      	movs	r3, #1
 800275e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002760:	f7fe fb2c 	bl	8000dbc <vPortExitCritical>

    return xReturn;
 8002764:	69fb      	ldr	r3, [r7, #28]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3720      	adds	r7, #32
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20012d4c 	.word	0x20012d4c
 8002774:	20012d60 	.word	0x20012d60

08002778 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <vTaskMissedYield+0x14>)
 800277e:	2201      	movs	r2, #1
 8002780:	601a      	str	r2, [r3, #0]
}
 8002782:	bf00      	nop
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	20012d5c 	.word	0x20012d5c

08002790 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002798:	f000 f852 	bl	8002840 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <prvIdleTask+0x28>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d9f9      	bls.n	8002798 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <prvIdleTask+0x2c>)
 80027a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	f3bf 8f4f 	dsb	sy
 80027b0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80027b4:	e7f0      	b.n	8002798 <prvIdleTask+0x8>
 80027b6:	bf00      	nop
 80027b8:	20012c74 	.word	0x20012c74
 80027bc:	e000ed04 	.word	0xe000ed04

080027c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80027c6:	2300      	movs	r3, #0
 80027c8:	607b      	str	r3, [r7, #4]
 80027ca:	e00c      	b.n	80027e6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <prvInitialiseTaskLists+0x60>)
 80027d8:	4413      	add	r3, r2
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fe f8e2 	bl	80009a4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3301      	adds	r3, #1
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d9ef      	bls.n	80027cc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80027ec:	480d      	ldr	r0, [pc, #52]	; (8002824 <prvInitialiseTaskLists+0x64>)
 80027ee:	f7fe f8d9 	bl	80009a4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80027f2:	480d      	ldr	r0, [pc, #52]	; (8002828 <prvInitialiseTaskLists+0x68>)
 80027f4:	f7fe f8d6 	bl	80009a4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80027f8:	480c      	ldr	r0, [pc, #48]	; (800282c <prvInitialiseTaskLists+0x6c>)
 80027fa:	f7fe f8d3 	bl	80009a4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80027fe:	480c      	ldr	r0, [pc, #48]	; (8002830 <prvInitialiseTaskLists+0x70>)
 8002800:	f7fe f8d0 	bl	80009a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002804:	480b      	ldr	r0, [pc, #44]	; (8002834 <prvInitialiseTaskLists+0x74>)
 8002806:	f7fe f8cd 	bl	80009a4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800280a:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <prvInitialiseTaskLists+0x78>)
 800280c:	4a05      	ldr	r2, [pc, #20]	; (8002824 <prvInitialiseTaskLists+0x64>)
 800280e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002810:	4b0a      	ldr	r3, [pc, #40]	; (800283c <prvInitialiseTaskLists+0x7c>)
 8002812:	4a05      	ldr	r2, [pc, #20]	; (8002828 <prvInitialiseTaskLists+0x68>)
 8002814:	601a      	str	r2, [r3, #0]
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20012c74 	.word	0x20012c74
 8002824:	20012cd8 	.word	0x20012cd8
 8002828:	20012cec 	.word	0x20012cec
 800282c:	20012d08 	.word	0x20012d08
 8002830:	20012d1c 	.word	0x20012d1c
 8002834:	20012d34 	.word	0x20012d34
 8002838:	20012d00 	.word	0x20012d00
 800283c:	20012d04 	.word	0x20012d04

08002840 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002846:	e019      	b.n	800287c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002848:	f7fe fa8a 	bl	8000d60 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <prvCheckTasksWaitingTermination+0x4c>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3304      	adds	r3, #4
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe f92d 	bl	8000ab8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800285e:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <prvCheckTasksWaitingTermination+0x50>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	3b01      	subs	r3, #1
 8002864:	4a0a      	ldr	r2, [pc, #40]	; (8002890 <prvCheckTasksWaitingTermination+0x50>)
 8002866:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002868:	4b0a      	ldr	r3, [pc, #40]	; (8002894 <prvCheckTasksWaitingTermination+0x54>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	3b01      	subs	r3, #1
 800286e:	4a09      	ldr	r2, [pc, #36]	; (8002894 <prvCheckTasksWaitingTermination+0x54>)
 8002870:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002872:	f7fe faa3 	bl	8000dbc <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f80e 	bl	8002898 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800287c:	4b05      	ldr	r3, [pc, #20]	; (8002894 <prvCheckTasksWaitingTermination+0x54>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1e1      	bne.n	8002848 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002884:	bf00      	nop
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20012d1c 	.word	0x20012d1c
 8002890:	20012d48 	.word	0x20012d48
 8002894:	20012d30 	.word	0x20012d30

08002898 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fe fc3d 	bl	8001124 <vPortFree>
                vPortFree( pxTCB );
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7fe fc3a 	bl	8001124 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <prvResetNextTaskUnblockTime+0x30>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d104      	bne.n	80028d0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80028c6:	4b09      	ldr	r3, [pc, #36]	; (80028ec <prvResetNextTaskUnblockTime+0x34>)
 80028c8:	f04f 32ff 	mov.w	r2, #4294967295
 80028cc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80028ce:	e005      	b.n	80028dc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028d0:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <prvResetNextTaskUnblockTime+0x30>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a04      	ldr	r2, [pc, #16]	; (80028ec <prvResetNextTaskUnblockTime+0x34>)
 80028da:	6013      	str	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	20012d00 	.word	0x20012d00
 80028ec:	20012d68 	.word	0x20012d68

080028f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80028f6:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <xTaskGetSchedulerState+0x34>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d102      	bne.n	8002904 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80028fe:	2301      	movs	r3, #1
 8002900:	607b      	str	r3, [r7, #4]
 8002902:	e008      	b.n	8002916 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <xTaskGetSchedulerState+0x38>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d102      	bne.n	8002912 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800290c:	2302      	movs	r3, #2
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	e001      	b.n	8002916 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002912:	2300      	movs	r3, #0
 8002914:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002916:	687b      	ldr	r3, [r7, #4]
    }
 8002918:	4618      	mov	r0, r3
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	20012d54 	.word	0x20012d54
 8002928:	20012d70 	.word	0x20012d70

0800292c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d061      	beq.n	8002a06 <xTaskPriorityDisinherit+0xda>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002942:	4b33      	ldr	r3, [pc, #204]	; (8002a10 <xTaskPriorityDisinherit+0xe4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	429a      	cmp	r2, r3
 800294a:	d009      	beq.n	8002960 <xTaskPriorityDisinherit+0x34>
 800294c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002950:	f383 8811 	msr	BASEPRI, r3
 8002954:	f3bf 8f6f 	isb	sy
 8002958:	f3bf 8f4f 	dsb	sy
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	e7fe      	b.n	800295e <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002964:	2b00      	cmp	r3, #0
 8002966:	d109      	bne.n	800297c <xTaskPriorityDisinherit+0x50>
 8002968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800296c:	f383 8811 	msr	BASEPRI, r3
 8002970:	f3bf 8f6f 	isb	sy
 8002974:	f3bf 8f4f 	dsb	sy
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	e7fe      	b.n	800297a <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002980:	1e5a      	subs	r2, r3, #1
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800298e:	429a      	cmp	r2, r3
 8002990:	d039      	beq.n	8002a06 <xTaskPriorityDisinherit+0xda>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002996:	2b00      	cmp	r3, #0
 8002998:	d135      	bne.n	8002a06 <xTaskPriorityDisinherit+0xda>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	3304      	adds	r3, #4
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe f88a 	bl	8000ab8 <uxListRemove>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10a      	bne.n	80029c0 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	2201      	movs	r2, #1
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43da      	mvns	r2, r3
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <xTaskPriorityDisinherit+0xe8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4013      	ands	r3, r2
 80029bc:	4a15      	ldr	r2, [pc, #84]	; (8002a14 <xTaskPriorityDisinherit+0xe8>)
 80029be:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029cc:	f1c3 0205 	rsb	r2, r3, #5
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	2201      	movs	r2, #1
 80029da:	409a      	lsls	r2, r3
 80029dc:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <xTaskPriorityDisinherit+0xe8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	4a0c      	ldr	r2, [pc, #48]	; (8002a14 <xTaskPriorityDisinherit+0xe8>)
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ea:	4613      	mov	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4a09      	ldr	r2, [pc, #36]	; (8002a18 <xTaskPriorityDisinherit+0xec>)
 80029f4:	441a      	add	r2, r3
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	3304      	adds	r3, #4
 80029fa:	4619      	mov	r1, r3
 80029fc:	4610      	mov	r0, r2
 80029fe:	f7fd fffe 	bl	80009fe <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8002a02:	2301      	movs	r3, #1
 8002a04:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002a06:	697b      	ldr	r3, [r7, #20]
    }
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20012c70 	.word	0x20012c70
 8002a14:	20012d50 	.word	0x20012d50
 8002a18:	20012c74 	.word	0x20012c74

08002a1c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002a26:	4b29      	ldr	r3, [pc, #164]	; (8002acc <prvAddCurrentTaskToDelayedList+0xb0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a2c:	4b28      	ldr	r3, [pc, #160]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	3304      	adds	r3, #4
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe f840 	bl	8000ab8 <uxListRemove>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10b      	bne.n	8002a56 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002a3e:	4b24      	ldr	r3, [pc, #144]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a44:	2201      	movs	r2, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	4b21      	ldr	r3, [pc, #132]	; (8002ad4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4013      	ands	r3, r2
 8002a52:	4a20      	ldr	r2, [pc, #128]	; (8002ad4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a54:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5c:	d10a      	bne.n	8002a74 <prvAddCurrentTaskToDelayedList+0x58>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a64:	4b1a      	ldr	r3, [pc, #104]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	481a      	ldr	r0, [pc, #104]	; (8002ad8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002a6e:	f7fd ffc6 	bl	80009fe <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002a72:	e026      	b.n	8002ac2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4413      	add	r3, r2
 8002a7a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002a7c:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68ba      	ldr	r2, [r7, #8]
 8002a82:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d209      	bcs.n	8002aa0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a8c:	4b13      	ldr	r3, [pc, #76]	; (8002adc <prvAddCurrentTaskToDelayedList+0xc0>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	3304      	adds	r3, #4
 8002a96:	4619      	mov	r1, r3
 8002a98:	4610      	mov	r0, r2
 8002a9a:	f7fd ffd4 	bl	8000a46 <vListInsert>
}
 8002a9e:	e010      	b.n	8002ac2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002aa0:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4610      	mov	r0, r2
 8002aae:	f7fd ffca 	bl	8000a46 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002ab2:	4b0c      	ldr	r3, [pc, #48]	; (8002ae4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d202      	bcs.n	8002ac2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002abc:	4a09      	ldr	r2, [pc, #36]	; (8002ae4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	6013      	str	r3, [r2, #0]
}
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20012d4c 	.word	0x20012d4c
 8002ad0:	20012c70 	.word	0x20012c70
 8002ad4:	20012d50 	.word	0x20012d50
 8002ad8:	20012d34 	.word	0x20012d34
 8002adc:	20012d04 	.word	0x20012d04
 8002ae0:	20012d00 	.word	0x20012d00
 8002ae4:	20012d68 	.word	0x20012d68

08002ae8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002af2:	f000 fad1 	bl	8003098 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002af6:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <xTimerCreateTimerTask+0x54>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00b      	beq.n	8002b16 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <xTimerCreateTimerTask+0x58>)
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	2302      	movs	r3, #2
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2300      	movs	r3, #0
 8002b08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b0c:	490d      	ldr	r1, [pc, #52]	; (8002b44 <xTimerCreateTimerTask+0x5c>)
 8002b0e:	480e      	ldr	r0, [pc, #56]	; (8002b48 <xTimerCreateTimerTask+0x60>)
 8002b10:	f7ff f8e6 	bl	8001ce0 <xTaskCreate>
 8002b14:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d109      	bne.n	8002b30 <xTimerCreateTimerTask+0x48>
 8002b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b20:	f383 8811 	msr	BASEPRI, r3
 8002b24:	f3bf 8f6f 	isb	sy
 8002b28:	f3bf 8f4f 	dsb	sy
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	e7fe      	b.n	8002b2e <xTimerCreateTimerTask+0x46>
        return xReturn;
 8002b30:	687b      	ldr	r3, [r7, #4]
    }
 8002b32:	4618      	mov	r0, r3
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20012da4 	.word	0x20012da4
 8002b40:	20012da8 	.word	0x20012da8
 8002b44:	08003b2c 	.word	0x08003b2c
 8002b48:	08002c7d 	.word	0x08002c7d

08002b4c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08a      	sub	sp, #40	; 0x28
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d109      	bne.n	8002b78 <xTimerGenericCommand+0x2c>
 8002b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b68:	f383 8811 	msr	BASEPRI, r3
 8002b6c:	f3bf 8f6f 	isb	sy
 8002b70:	f3bf 8f4f 	dsb	sy
 8002b74:	623b      	str	r3, [r7, #32]
 8002b76:	e7fe      	b.n	8002b76 <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <xTimerGenericCommand+0x94>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d02a      	beq.n	8002bd6 <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b05      	cmp	r3, #5
 8002b90:	dc18      	bgt.n	8002bc4 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002b92:	f7ff fead 	bl	80028f0 <xTaskGetSchedulerState>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d109      	bne.n	8002bb0 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002b9c:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <xTimerGenericCommand+0x94>)
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	f107 0114 	add.w	r1, r7, #20
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ba8:	f7fe fcb2 	bl	8001510 <xQueueGenericSend>
 8002bac:	6278      	str	r0, [r7, #36]	; 0x24
 8002bae:	e012      	b.n	8002bd6 <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <xTimerGenericCommand+0x94>)
 8002bb2:	6818      	ldr	r0, [r3, #0]
 8002bb4:	f107 0114 	add.w	r1, r7, #20
 8002bb8:	2300      	movs	r3, #0
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f7fe fca8 	bl	8001510 <xQueueGenericSend>
 8002bc0:	6278      	str	r0, [r7, #36]	; 0x24
 8002bc2:	e008      	b.n	8002bd6 <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002bc4:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <xTimerGenericCommand+0x94>)
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	f107 0114 	add.w	r1, r7, #20
 8002bcc:	2300      	movs	r3, #0
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	f7fe fd98 	bl	8001704 <xQueueGenericSendFromISR>
 8002bd4:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3728      	adds	r7, #40	; 0x28
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20012da4 	.word	0x20012da4

08002be4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af02      	add	r7, sp, #8
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bee:	4b22      	ldr	r3, [pc, #136]	; (8002c78 <prvProcessExpiredTimer+0x94>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	3304      	adds	r3, #4
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fd ff5b 	bl	8000ab8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d021      	beq.n	8002c54 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	699a      	ldr	r2, [r3, #24]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	18d1      	adds	r1, r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	6978      	ldr	r0, [r7, #20]
 8002c1e:	f000 f8d1 	bl	8002dc4 <prvInsertTimerInActiveList>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d01e      	beq.n	8002c66 <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002c28:	2300      	movs	r3, #0
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	2100      	movs	r1, #0
 8002c32:	6978      	ldr	r0, [r7, #20]
 8002c34:	f7ff ff8a 	bl	8002b4c <xTimerGenericCommand>
 8002c38:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d112      	bne.n	8002c66 <prvProcessExpiredTimer+0x82>
 8002c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	e7fe      	b.n	8002c52 <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	6978      	ldr	r0, [r7, #20]
 8002c6c:	4798      	blx	r3
    }
 8002c6e:	bf00      	nop
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20012d9c 	.word	0x20012d9c

08002c7c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002c84:	f107 0308 	add.w	r3, r7, #8
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f857 	bl	8002d3c <prvGetNextExpireTime>
 8002c8e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	4619      	mov	r1, r3
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 f803 	bl	8002ca0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002c9a:	f000 f8d5 	bl	8002e48 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002c9e:	e7f1      	b.n	8002c84 <prvTimerTask+0x8>

08002ca0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002caa:	f7ff fa6f 	bl	800218c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002cae:	f107 0308 	add.w	r3, r7, #8
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 f866 	bl	8002d84 <prvSampleTimeNow>
 8002cb8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d130      	bne.n	8002d22 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10a      	bne.n	8002cdc <prvProcessTimerOrBlockTask+0x3c>
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d806      	bhi.n	8002cdc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002cce:	f7ff fa6b 	bl	80021a8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002cd2:	68f9      	ldr	r1, [r7, #12]
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f7ff ff85 	bl	8002be4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002cda:	e024      	b.n	8002d26 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d008      	beq.n	8002cf4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002ce2:	4b13      	ldr	r3, [pc, #76]	; (8002d30 <prvProcessTimerOrBlockTask+0x90>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <prvProcessTimerOrBlockTask+0x50>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <prvProcessTimerOrBlockTask+0x52>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <prvProcessTimerOrBlockTask+0x94>)
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7fe ffb9 	bl	8001c78 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002d06:	f7ff fa4f 	bl	80021a8 <xTaskResumeAll>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10a      	bne.n	8002d26 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <prvProcessTimerOrBlockTask+0x98>)
 8002d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	f3bf 8f4f 	dsb	sy
 8002d1c:	f3bf 8f6f 	isb	sy
    }
 8002d20:	e001      	b.n	8002d26 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002d22:	f7ff fa41 	bl	80021a8 <xTaskResumeAll>
    }
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20012da0 	.word	0x20012da0
 8002d34:	20012da4 	.word	0x20012da4
 8002d38:	e000ed04 	.word	0xe000ed04

08002d3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002d44:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <prvGetNextExpireTime+0x44>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <prvGetNextExpireTime+0x16>
 8002d4e:	2201      	movs	r2, #1
 8002d50:	e000      	b.n	8002d54 <prvGetNextExpireTime+0x18>
 8002d52:	2200      	movs	r2, #0
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d105      	bne.n	8002d6c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d60:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <prvGetNextExpireTime+0x44>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	e001      	b.n	8002d70 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002d70:	68fb      	ldr	r3, [r7, #12]
    }
 8002d72:	4618      	mov	r0, r3
 8002d74:	3714      	adds	r7, #20
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20012d9c 	.word	0x20012d9c

08002d84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002d8c:	f7ff faa8 	bl	80022e0 <xTaskGetTickCount>
 8002d90:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002d92:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <prvSampleTimeNow+0x3c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d205      	bcs.n	8002da8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002d9c:	f000 f918 	bl	8002fd0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	e002      	b.n	8002dae <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002dae:	4a04      	ldr	r2, [pc, #16]	; (8002dc0 <prvSampleTimeNow+0x3c>)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002db4:	68fb      	ldr	r3, [r7, #12]
    }
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20012dac 	.word	0x20012dac

08002dc4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
 8002dd0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d812      	bhi.n	8002e10 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	1ad2      	subs	r2, r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d302      	bcc.n	8002dfe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	e01b      	b.n	8002e36 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <prvInsertTimerInActiveList+0x7c>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	3304      	adds	r3, #4
 8002e06:	4619      	mov	r1, r3
 8002e08:	4610      	mov	r0, r2
 8002e0a:	f7fd fe1c 	bl	8000a46 <vListInsert>
 8002e0e:	e012      	b.n	8002e36 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d206      	bcs.n	8002e26 <prvInsertTimerInActiveList+0x62>
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d302      	bcc.n	8002e26 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002e20:	2301      	movs	r3, #1
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	e007      	b.n	8002e36 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <prvInsertTimerInActiveList+0x80>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4610      	mov	r0, r2
 8002e32:	f7fd fe08 	bl	8000a46 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002e36:	697b      	ldr	r3, [r7, #20]
    }
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20012da0 	.word	0x20012da0
 8002e44:	20012d9c 	.word	0x20012d9c

08002e48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b08c      	sub	sp, #48	; 0x30
 8002e4c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002e4e:	e0ac      	b.n	8002faa <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f2c0 80a9 	blt.w	8002faa <prvProcessReceivedCommands+0x162>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d004      	beq.n	8002e6e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	3304      	adds	r3, #4
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fd fe25 	bl	8000ab8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002e6e:	1d3b      	adds	r3, r7, #4
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff87 	bl	8002d84 <prvSampleTimeNow>
 8002e76:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b09      	cmp	r3, #9
 8002e7c:	f200 8094 	bhi.w	8002fa8 <prvProcessReceivedCommands+0x160>
 8002e80:	a201      	add	r2, pc, #4	; (adr r2, 8002e88 <prvProcessReceivedCommands+0x40>)
 8002e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e86:	bf00      	nop
 8002e88:	08002eb1 	.word	0x08002eb1
 8002e8c:	08002eb1 	.word	0x08002eb1
 8002e90:	08002eb1 	.word	0x08002eb1
 8002e94:	08002f23 	.word	0x08002f23
 8002e98:	08002f37 	.word	0x08002f37
 8002e9c:	08002f7f 	.word	0x08002f7f
 8002ea0:	08002eb1 	.word	0x08002eb1
 8002ea4:	08002eb1 	.word	0x08002eb1
 8002ea8:	08002f23 	.word	0x08002f23
 8002eac:	08002f37 	.word	0x08002f37
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002eb6:	f043 0301 	orr.w	r3, r3, #1
 8002eba:	b2da      	uxtb	r2, r3
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	18d1      	adds	r1, r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a3a      	ldr	r2, [r7, #32]
 8002ece:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ed0:	f7ff ff78 	bl	8002dc4 <prvInsertTimerInActiveList>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d067      	beq.n	8002faa <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ee0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d05c      	beq.n	8002faa <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	441a      	add	r2, r3
 8002ef8:	2300      	movs	r3, #0
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	2300      	movs	r3, #0
 8002efe:	2100      	movs	r1, #0
 8002f00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f02:	f7ff fe23 	bl	8002b4c <xTimerGenericCommand>
 8002f06:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d14d      	bne.n	8002faa <prvProcessReceivedCommands+0x162>
 8002f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f12:	f383 8811 	msr	BASEPRI, r3
 8002f16:	f3bf 8f6f 	isb	sy
 8002f1a:	f3bf 8f4f 	dsb	sy
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	e7fe      	b.n	8002f20 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f28:	f023 0301 	bic.w	r3, r3, #1
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002f34:	e039      	b.n	8002faa <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002f48:	68fa      	ldr	r2, [r7, #12]
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4c:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d109      	bne.n	8002f6a <prvProcessReceivedCommands+0x122>
 8002f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5a:	f383 8811 	msr	BASEPRI, r3
 8002f5e:	f3bf 8f6f 	isb	sy
 8002f62:	f3bf 8f4f 	dsb	sy
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	e7fe      	b.n	8002f68 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	699a      	ldr	r2, [r3, #24]
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	18d1      	adds	r1, r2, r3
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	6a3a      	ldr	r2, [r7, #32]
 8002f76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f78:	f7ff ff24 	bl	8002dc4 <prvInsertTimerInActiveList>
                        break;
 8002f7c:	e015      	b.n	8002faa <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d103      	bne.n	8002f94 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8002f8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f8e:	f7fe f8c9 	bl	8001124 <vPortFree>
 8002f92:	e00a      	b.n	8002faa <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f9a:	f023 0301 	bic.w	r3, r3, #1
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002fa6:	e000      	b.n	8002faa <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002fa8:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002faa:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <prvProcessReceivedCommands+0x184>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f107 0108 	add.w	r1, r7, #8
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7fe fc4b 	bl	8001850 <xQueueReceive>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f47f af47 	bne.w	8002e50 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002fc2:	bf00      	nop
 8002fc4:	3728      	adds	r7, #40	; 0x28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20012da4 	.word	0x20012da4

08002fd0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002fd6:	e047      	b.n	8003068 <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	; (8003090 <prvSwitchTimerLists+0xc0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	617b      	str	r3, [r7, #20]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fe2:	4b2b      	ldr	r3, [pc, #172]	; (8003090 <prvSwitchTimerLists+0xc0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	613b      	str	r3, [r7, #16]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	3304      	adds	r3, #4
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fd fd61 	bl	8000ab8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	6a1b      	ldr	r3, [r3, #32]
 8002ffa:	6938      	ldr	r0, [r7, #16]
 8002ffc:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d02d      	beq.n	8003068 <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	699a      	ldr	r2, [r3, #24]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	4413      	add	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]

                if( xReloadTime > xNextExpireTime )
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	429a      	cmp	r2, r3
 800301c:	d90e      	bls.n	800303c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800302a:	4b19      	ldr	r3, [pc, #100]	; (8003090 <prvSwitchTimerLists+0xc0>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	3304      	adds	r3, #4
 8003032:	4619      	mov	r1, r3
 8003034:	4610      	mov	r0, r2
 8003036:	f7fd fd06 	bl	8000a46 <vListInsert>
 800303a:	e015      	b.n	8003068 <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800303c:	2300      	movs	r3, #0
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	2300      	movs	r3, #0
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	2100      	movs	r1, #0
 8003046:	6938      	ldr	r0, [r7, #16]
 8003048:	f7ff fd80 	bl	8002b4c <xTimerGenericCommand>
 800304c:	60b8      	str	r0, [r7, #8]
                    configASSERT( xResult );
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d109      	bne.n	8003068 <prvSwitchTimerLists+0x98>
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	e7fe      	b.n	8003066 <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003068:	4b09      	ldr	r3, [pc, #36]	; (8003090 <prvSwitchTimerLists+0xc0>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1b2      	bne.n	8002fd8 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003072:	4b07      	ldr	r3, [pc, #28]	; (8003090 <prvSwitchTimerLists+0xc0>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003078:	4b06      	ldr	r3, [pc, #24]	; (8003094 <prvSwitchTimerLists+0xc4>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a04      	ldr	r2, [pc, #16]	; (8003090 <prvSwitchTimerLists+0xc0>)
 800307e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003080:	4a04      	ldr	r2, [pc, #16]	; (8003094 <prvSwitchTimerLists+0xc4>)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6013      	str	r3, [r2, #0]
    }
 8003086:	bf00      	nop
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	20012d9c 	.word	0x20012d9c
 8003094:	20012da0 	.word	0x20012da0

08003098 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800309c:	f7fd fe60 	bl	8000d60 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80030a0:	4b12      	ldr	r3, [pc, #72]	; (80030ec <prvCheckForValidListAndQueue+0x54>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d11d      	bne.n	80030e4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80030a8:	4811      	ldr	r0, [pc, #68]	; (80030f0 <prvCheckForValidListAndQueue+0x58>)
 80030aa:	f7fd fc7b 	bl	80009a4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80030ae:	4811      	ldr	r0, [pc, #68]	; (80030f4 <prvCheckForValidListAndQueue+0x5c>)
 80030b0:	f7fd fc78 	bl	80009a4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80030b4:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <prvCheckForValidListAndQueue+0x60>)
 80030b6:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <prvCheckForValidListAndQueue+0x58>)
 80030b8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <prvCheckForValidListAndQueue+0x64>)
 80030bc:	4a0d      	ldr	r2, [pc, #52]	; (80030f4 <prvCheckForValidListAndQueue+0x5c>)
 80030be:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80030c0:	2200      	movs	r2, #0
 80030c2:	210c      	movs	r1, #12
 80030c4:	200a      	movs	r0, #10
 80030c6:	f7fe f9b1 	bl	800142c <xQueueGenericCreate>
 80030ca:	4602      	mov	r2, r0
 80030cc:	4b07      	ldr	r3, [pc, #28]	; (80030ec <prvCheckForValidListAndQueue+0x54>)
 80030ce:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80030d0:	4b06      	ldr	r3, [pc, #24]	; (80030ec <prvCheckForValidListAndQueue+0x54>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80030d8:	4b04      	ldr	r3, [pc, #16]	; (80030ec <prvCheckForValidListAndQueue+0x54>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4908      	ldr	r1, [pc, #32]	; (8003100 <prvCheckForValidListAndQueue+0x68>)
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fe fda2 	bl	8001c28 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80030e4:	f7fd fe6a 	bl	8000dbc <vPortExitCritical>
    }
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20012da4 	.word	0x20012da4
 80030f0:	20012d74 	.word	0x20012d74
 80030f4:	20012d88 	.word	0x20012d88
 80030f8:	20012d9c 	.word	0x20012d9c
 80030fc:	20012da0 	.word	0x20012da0
 8003100:	08003b34 	.word	0x08003b34

08003104 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800310e:	4909      	ldr	r1, [pc, #36]	; (8003134 <NVIC_EnableIRQ+0x30>)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	095b      	lsrs	r3, r3, #5
 8003116:	79fa      	ldrb	r2, [r7, #7]
 8003118:	f002 021f 	and.w	r2, r2, #31
 800311c:	2001      	movs	r0, #1
 800311e:	fa00 f202 	lsl.w	r2, r0, r2
 8003122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	e000e100 	.word	0xe000e100

08003138 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	6039      	str	r1, [r7, #0]
 8003142:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003148:	2b00      	cmp	r3, #0
 800314a:	da0b      	bge.n	8003164 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800314c:	490d      	ldr	r1, [pc, #52]	; (8003184 <NVIC_SetPriority+0x4c>)
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	3b04      	subs	r3, #4
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	440b      	add	r3, r1
 8003160:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8003162:	e009      	b.n	8003178 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003164:	4908      	ldr	r1, [pc, #32]	; (8003188 <NVIC_SetPriority+0x50>)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	0112      	lsls	r2, r2, #4
 8003170:	b2d2      	uxtb	r2, r2
 8003172:	440b      	add	r3, r1
 8003174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000ed00 	.word	0xe000ed00
 8003188:	e000e100 	.word	0xe000e100

0800318c <EXTI0_IRQHandler>:
void GPIO_Config();
void USART_Config();
void Send_Message(char *message);
void EXTI_Init1();

void EXTI0_IRQHandler(){
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line0);
 8003190:	2001      	movs	r0, #1
 8003192:	f7fd f88f 	bl	80002b4 <EXTI_ClearITPendingBit>
	if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0))
 8003196:	2101      	movs	r1, #1
 8003198:	4805      	ldr	r0, [pc, #20]	; (80031b0 <EXTI0_IRQHandler+0x24>)
 800319a:	f7fd f929 	bl	80003f0 <GPIO_ReadInputDataBit>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <EXTI0_IRQHandler+0x1e>
		buttonState = 1;
 80031a4:	4b03      	ldr	r3, [pc, #12]	; (80031b4 <EXTI0_IRQHandler+0x28>)
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]

}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40020000 	.word	0x40020000
 80031b4:	20012db0 	.word	0x20012db0

080031b8 <main>:



int main(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af02      	add	r7, sp, #8
	// 1. Adm SystemCLK Internal olarak ayarland
	RCC_DeInit();		// HSI ON  | HSEOFF - PLL OFF | SYSTEMCLOCK 16Mhz OLDU
 80031be:	f7fd f98d 	bl	80004dc <RCC_DeInit>
	// 2. Adm da 16 Mhz olarak ayarladk.
	SystemCoreClockUpdate(); // Clock Updatesini yaptik ve 16 Mhz guncellemis olduk
 80031c2:	f000 fa7d 	bl	80036c0 <SystemCoreClockUpdate>
	Setup_Config();
 80031c6:	f000 f823 	bl	8003210 <Setup_Config>
	//sprintf(MyMass,"RTOSA HOSGELDINIZ \r\n");
//	Send_Message(MyMass);

	//printf("STARTING_MY_PROJECT \r\n");
	// 3. Adm Grev oluturma
	xTaskCreate(Task1_Handler, "Task1", configMINIMAL_STACK_SIZE,NULL,2,&myTask1Handle);
 80031ca:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <main+0x40>)
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	2302      	movs	r3, #2
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	2300      	movs	r3, #0
 80031d4:	2282      	movs	r2, #130	; 0x82
 80031d6:	4909      	ldr	r1, [pc, #36]	; (80031fc <main+0x44>)
 80031d8:	4809      	ldr	r0, [pc, #36]	; (8003200 <main+0x48>)
 80031da:	f7fe fd81 	bl	8001ce0 <xTaskCreate>
	xTaskCreate(Task2_Handler, "Task2", configMINIMAL_STACK_SIZE,NULL,3,&myTask2Handle);
 80031de:	4b09      	ldr	r3, [pc, #36]	; (8003204 <main+0x4c>)
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	2303      	movs	r3, #3
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2300      	movs	r3, #0
 80031e8:	2282      	movs	r2, #130	; 0x82
 80031ea:	4907      	ldr	r1, [pc, #28]	; (8003208 <main+0x50>)
 80031ec:	4807      	ldr	r0, [pc, #28]	; (800320c <main+0x54>)
 80031ee:	f7fe fd77 	bl	8001ce0 <xTaskCreate>

	vTaskStartScheduler();
 80031f2:	f7fe ff7b 	bl	80020ec <vTaskStartScheduler>

  while (1)
 80031f6:	e7fe      	b.n	80031f6 <main+0x3e>
 80031f8:	20012db4 	.word	0x20012db4
 80031fc:	08003b3c 	.word	0x08003b3c
 8003200:	080033c9 	.word	0x080033c9
 8003204:	20012db8 	.word	0x20012db8
 8003208:	08003b44 	.word	0x08003b44
 800320c:	080034c1 	.word	0x080034c1

08003210 <Setup_Config>:
  {
  }
}


void Setup_Config(){
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	GPIO_Config();
 8003214:	f000 f806 	bl	8003224 <GPIO_Config>
	USART_Config();
 8003218:	f000 f888 	bl	800332c <USART_Config>
	EXTI_Init1();
 800321c:	f000 f864 	bl	80032e8 <EXTI_Init1>
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}

08003224 <GPIO_Config>:

void GPIO_Config(){
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8003228:	2101      	movs	r1, #1
 800322a:	2002      	movs	r0, #2
 800322c:	f7fd fa2c 	bl	8000688 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8003230:	2101      	movs	r1, #1
 8003232:	2001      	movs	r0, #1
 8003234:	f7fd fa28 	bl	8000688 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 8003238:	2101      	movs	r1, #1
 800323a:	2008      	movs	r0, #8
 800323c:	f7fd fa24 	bl	8000688 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8003240:	4b25      	ldr	r3, [pc, #148]	; (80032d8 <GPIO_Config+0xb4>)
 8003242:	2202      	movs	r2, #2
 8003244:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <GPIO_Config+0xb4>)
 8003248:	2200      	movs	r2, #0
 800324a:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 800324c:	4b22      	ldr	r3, [pc, #136]	; (80032d8 <GPIO_Config+0xb4>)
 800324e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003252:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8003254:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <GPIO_Config+0xb4>)
 8003256:	2201      	movs	r2, #1
 8003258:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 800325a:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <GPIO_Config+0xb4>)
 800325c:	2202      	movs	r2, #2
 800325e:	715a      	strb	r2, [r3, #5]
	GPIO_PinAFConfig(GPIOB,GPIO_PinSource10,GPIO_AF_USART3);
 8003260:	2207      	movs	r2, #7
 8003262:	210a      	movs	r1, #10
 8003264:	481d      	ldr	r0, [pc, #116]	; (80032dc <GPIO_Config+0xb8>)
 8003266:	f7fd f8ef 	bl	8000448 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB,GPIO_PinSource11,GPIO_AF_USART3);
 800326a:	2207      	movs	r2, #7
 800326c:	210b      	movs	r1, #11
 800326e:	481b      	ldr	r0, [pc, #108]	; (80032dc <GPIO_Config+0xb8>)
 8003270:	f7fd f8ea 	bl	8000448 <GPIO_PinAFConfig>
	GPIO_Init(GPIOB,&GPIO_InitStruct);
 8003274:	4918      	ldr	r1, [pc, #96]	; (80032d8 <GPIO_Config+0xb4>)
 8003276:	4819      	ldr	r0, [pc, #100]	; (80032dc <GPIO_Config+0xb8>)
 8003278:	f7fd f82c 	bl	80002d4 <GPIO_Init>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 800327c:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <GPIO_Config+0xb4>)
 800327e:	2201      	movs	r2, #1
 8003280:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8003282:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <GPIO_Config+0xb4>)
 8003284:	2200      	movs	r2, #0
 8003286:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14 |GPIO_Pin_15;
 8003288:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <GPIO_Config+0xb4>)
 800328a:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 800328e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <GPIO_Config+0xb4>)
 8003292:	2200      	movs	r2, #0
 8003294:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <GPIO_Config+0xb4>)
 8003298:	2202      	movs	r2, #2
 800329a:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOD,&GPIO_InitStruct);
 800329c:	490e      	ldr	r1, [pc, #56]	; (80032d8 <GPIO_Config+0xb4>)
 800329e:	4810      	ldr	r0, [pc, #64]	; (80032e0 <GPIO_Config+0xbc>)
 80032a0:	f7fd f818 	bl	80002d4 <GPIO_Init>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 80032a4:	4b0c      	ldr	r3, [pc, #48]	; (80032d8 <GPIO_Config+0xb4>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80032aa:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <GPIO_Config+0xb4>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 80032b0:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <GPIO_Config+0xb4>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80032b6:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <GPIO_Config+0xb4>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80032bc:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <GPIO_Config+0xb4>)
 80032be:	2202      	movs	r2, #2
 80032c0:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 80032c2:	4905      	ldr	r1, [pc, #20]	; (80032d8 <GPIO_Config+0xb4>)
 80032c4:	4807      	ldr	r0, [pc, #28]	; (80032e4 <GPIO_Config+0xc0>)
 80032c6:	f7fd f805 	bl	80002d4 <GPIO_Init>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource0);
 80032ca:	2100      	movs	r1, #0
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7fd fa3b 	bl	8000748 <SYSCFG_EXTILineConfig>
}
 80032d2:	bf00      	nop
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	20012e1c 	.word	0x20012e1c
 80032dc:	40020400 	.word	0x40020400
 80032e0:	40020c00 	.word	0x40020c00
 80032e4:	40020000 	.word	0x40020000

080032e8 <EXTI_Init1>:
void EXTI_Init1(){
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80032ec:	2101      	movs	r1, #1
 80032ee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032f2:	f7fd fa09 	bl	8000708 <RCC_APB2PeriphClockCmd>
	EXTI_InitStruct.EXTI_Line = EXTI_Line0;
 80032f6:	4b0c      	ldr	r3, [pc, #48]	; (8003328 <EXTI_Init1+0x40>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80032fc:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <EXTI_Init1+0x40>)
 80032fe:	2201      	movs	r2, #1
 8003300:	719a      	strb	r2, [r3, #6]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8003302:	4b09      	ldr	r3, [pc, #36]	; (8003328 <EXTI_Init1+0x40>)
 8003304:	2200      	movs	r2, #0
 8003306:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8003308:	4b07      	ldr	r3, [pc, #28]	; (8003328 <EXTI_Init1+0x40>)
 800330a:	2208      	movs	r2, #8
 800330c:	715a      	strb	r2, [r3, #5]
	EXTI_Init(&EXTI_InitStruct);
 800330e:	4806      	ldr	r0, [pc, #24]	; (8003328 <EXTI_Init1+0x40>)
 8003310:	f7fc ff5e 	bl	80001d0 <EXTI_Init>
	NVIC_SetPriority(EXTI0_IRQn,2);
 8003314:	2102      	movs	r1, #2
 8003316:	2006      	movs	r0, #6
 8003318:	f7ff ff0e 	bl	8003138 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 800331c:	2006      	movs	r0, #6
 800331e:	f7ff fef1 	bl	8003104 <NVIC_EnableIRQ>

}
 8003322:	bf00      	nop
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	20012e24 	.word	0x20012e24

0800332c <USART_Config>:
void USART_Config(){
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3,ENABLE);
 8003332:	2101      	movs	r1, #1
 8003334:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003338:	f7fd f9c6 	bl	80006c8 <RCC_APB1PeriphClockCmd>
	USART_InitTypeDef USART_InitStruct={0};
 800333c:	463b      	mov	r3, r7
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	605a      	str	r2, [r3, #4]
 8003344:	609a      	str	r2, [r3, #8]
 8003346:	60da      	str	r2, [r3, #12]
	USART_InitStruct.USART_BaudRate = 9600;
 8003348:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800334c:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 800334e:	230c      	movs	r3, #12
 8003350:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003352:	2300      	movs	r3, #0
 8003354:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8003356:	2300      	movs	r3, #0
 8003358:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800335a:	2300      	movs	r3, #0
 800335c:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 800335e:	2300      	movs	r3, #0
 8003360:	80bb      	strh	r3, [r7, #4]
	USART_Init(USART3,&USART_InitStruct);
 8003362:	463b      	mov	r3, r7
 8003364:	4619      	mov	r1, r3
 8003366:	4805      	ldr	r0, [pc, #20]	; (800337c <USART_Config+0x50>)
 8003368:	f7fd fa30 	bl	80007cc <USART_Init>
	USART_Cmd(USART3,ENABLE);
 800336c:	2101      	movs	r1, #1
 800336e:	4803      	ldr	r0, [pc, #12]	; (800337c <USART_Config+0x50>)
 8003370:	f7fd fae6 	bl	8000940 <USART_Cmd>
}
 8003374:	bf00      	nop
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40004800 	.word	0x40004800

08003380 <USART_Puts>:
		USART_SendData(USART3,message[i]);
	}

}*/
void USART_Puts(USART_TypeDef* USARTx, volatile char *s)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
	while(*s)
 800338a:	e013      	b.n	80033b4 <USART_Puts+0x34>
	{
		while(!(USARTx ->SR & 0x00000040));
 800338c:	bf00      	nop
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	b29b      	uxth	r3, r3
 8003394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f8      	beq.n	800338e <USART_Puts+0xe>
		USART_SendData(USARTx, *s);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	4619      	mov	r1, r3
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f7fd faea 	bl	8000980 <USART_SendData>
		*s++;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	603a      	str	r2, [r7, #0]
 80033b2:	781b      	ldrb	r3, [r3, #0]
	while(*s)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1e6      	bne.n	800338c <USART_Puts+0xc>
	}
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <Task1_Handler>:

void Task1_Handler(void *params){
 80033c8:	b5b0      	push	{r4, r5, r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	UBaseType_t p1,p2;
	sprintf(MyMass,"TASK-1_RUNNING \r\n");
 80033d0:	4a31      	ldr	r2, [pc, #196]	; (8003498 <Task1_Handler+0xd0>)
 80033d2:	4b32      	ldr	r3, [pc, #200]	; (800349c <Task1_Handler+0xd4>)
 80033d4:	4615      	mov	r5, r2
 80033d6:	461c      	mov	r4, r3
 80033d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033da:	6028      	str	r0, [r5, #0]
 80033dc:	6069      	str	r1, [r5, #4]
 80033de:	60aa      	str	r2, [r5, #8]
 80033e0:	60eb      	str	r3, [r5, #12]
 80033e2:	8823      	ldrh	r3, [r4, #0]
 80033e4:	822b      	strh	r3, [r5, #16]
	USART_Puts(USART3,MyMass);
 80033e6:	492c      	ldr	r1, [pc, #176]	; (8003498 <Task1_Handler+0xd0>)
 80033e8:	482d      	ldr	r0, [pc, #180]	; (80034a0 <Task1_Handler+0xd8>)
 80033ea:	f7ff ffc9 	bl	8003380 <USART_Puts>
	sprintf(MyMass,"TASK-1 PRIORTY : %d\r\n",uxTaskPriorityGet(myTask1Handle));
 80033ee:	4b2d      	ldr	r3, [pc, #180]	; (80034a4 <Task1_Handler+0xdc>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fe fdb8 	bl	8001f68 <uxTaskPriorityGet>
 80033f8:	4603      	mov	r3, r0
 80033fa:	461a      	mov	r2, r3
 80033fc:	492a      	ldr	r1, [pc, #168]	; (80034a8 <Task1_Handler+0xe0>)
 80033fe:	4826      	ldr	r0, [pc, #152]	; (8003498 <Task1_Handler+0xd0>)
 8003400:	f000 fb36 	bl	8003a70 <siprintf>
	USART_Puts(USART3,MyMass);
 8003404:	4924      	ldr	r1, [pc, #144]	; (8003498 <Task1_Handler+0xd0>)
 8003406:	4826      	ldr	r0, [pc, #152]	; (80034a0 <Task1_Handler+0xd8>)
 8003408:	f7ff ffba 	bl	8003380 <USART_Puts>
	sprintf(MyMass,"TASK-2 PRIORTY : %d\r\n",uxTaskPriorityGet(myTask2Handle));
 800340c:	4b27      	ldr	r3, [pc, #156]	; (80034ac <Task1_Handler+0xe4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fe fda9 	bl	8001f68 <uxTaskPriorityGet>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	4925      	ldr	r1, [pc, #148]	; (80034b0 <Task1_Handler+0xe8>)
 800341c:	481e      	ldr	r0, [pc, #120]	; (8003498 <Task1_Handler+0xd0>)
 800341e:	f000 fb27 	bl	8003a70 <siprintf>
	USART_Puts(USART3,MyMass);
 8003422:	491d      	ldr	r1, [pc, #116]	; (8003498 <Task1_Handler+0xd0>)
 8003424:	481e      	ldr	r0, [pc, #120]	; (80034a0 <Task1_Handler+0xd8>)
 8003426:	f7ff ffab 	bl	8003380 <USART_Puts>

	while(1)
	{
		GPIO_ToggleBits(GPIOD,GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14 |GPIO_Pin_15);
 800342a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800342e:	4821      	ldr	r0, [pc, #132]	; (80034b4 <Task1_Handler+0xec>)
 8003430:	f7fc fff8 	bl	8000424 <GPIO_ToggleBits>
		delay(400000);
 8003434:	4820      	ldr	r0, [pc, #128]	; (80034b8 <Task1_Handler+0xf0>)
 8003436:	f000 f8c3 	bl	80035c0 <delay>
		sprintf(MyMass,"TASK-1_RUNNING \r\n");
 800343a:	4a17      	ldr	r2, [pc, #92]	; (8003498 <Task1_Handler+0xd0>)
 800343c:	4b17      	ldr	r3, [pc, #92]	; (800349c <Task1_Handler+0xd4>)
 800343e:	4615      	mov	r5, r2
 8003440:	461c      	mov	r4, r3
 8003442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003444:	6028      	str	r0, [r5, #0]
 8003446:	6069      	str	r1, [r5, #4]
 8003448:	60aa      	str	r2, [r5, #8]
 800344a:	60eb      	str	r3, [r5, #12]
 800344c:	8823      	ldrh	r3, [r4, #0]
 800344e:	822b      	strh	r3, [r5, #16]
		USART_Puts(USART3,MyMass);
 8003450:	4911      	ldr	r1, [pc, #68]	; (8003498 <Task1_Handler+0xd0>)
 8003452:	4813      	ldr	r0, [pc, #76]	; (80034a0 <Task1_Handler+0xd8>)
 8003454:	f7ff ff94 	bl	8003380 <USART_Puts>
		if(buttonState == 1){
 8003458:	4b18      	ldr	r3, [pc, #96]	; (80034bc <Task1_Handler+0xf4>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d1e4      	bne.n	800342a <Task1_Handler+0x62>

			buttonState = 0;
 8003460:	4b16      	ldr	r3, [pc, #88]	; (80034bc <Task1_Handler+0xf4>)
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
			p1 = uxTaskPriorityGet(myTask1Handle);
 8003466:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <Task1_Handler+0xdc>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f7fe fd7c 	bl	8001f68 <uxTaskPriorityGet>
 8003470:	60f8      	str	r0, [r7, #12]
			p2 = uxTaskPriorityGet(myTask2Handle);
 8003472:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <Task1_Handler+0xe4>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4618      	mov	r0, r3
 8003478:	f7fe fd76 	bl	8001f68 <uxTaskPriorityGet>
 800347c:	60b8      	str	r0, [r7, #8]
			vTaskPrioritySet(myTask1Handle,p2);
 800347e:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <Task1_Handler+0xdc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68b9      	ldr	r1, [r7, #8]
 8003484:	4618      	mov	r0, r3
 8003486:	f7fe fd89 	bl	8001f9c <vTaskPrioritySet>
			vTaskPrioritySet(myTask2Handle,p1);
 800348a:	4b08      	ldr	r3, [pc, #32]	; (80034ac <Task1_Handler+0xe4>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68f9      	ldr	r1, [r7, #12]
 8003490:	4618      	mov	r0, r3
 8003492:	f7fe fd83 	bl	8001f9c <vTaskPrioritySet>
		GPIO_ToggleBits(GPIOD,GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14 |GPIO_Pin_15);
 8003496:	e7c8      	b.n	800342a <Task1_Handler+0x62>
 8003498:	20012dfc 	.word	0x20012dfc
 800349c:	08003b4c 	.word	0x08003b4c
 80034a0:	40004800 	.word	0x40004800
 80034a4:	20012db4 	.word	0x20012db4
 80034a8:	08003b60 	.word	0x08003b60
 80034ac:	20012db8 	.word	0x20012db8
 80034b0:	08003b78 	.word	0x08003b78
 80034b4:	40020c00 	.word	0x40020c00
 80034b8:	00061a80 	.word	0x00061a80
 80034bc:	20012db0 	.word	0x20012db0

080034c0 <Task2_Handler>:
		}

	}
}

void Task2_Handler(void *params){
 80034c0:	b5b0      	push	{r4, r5, r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
	UBaseType_t p1,p2;
	sprintf(MyMass,"TASK-2_RUNNING \r\n");
 80034c8:	4a33      	ldr	r2, [pc, #204]	; (8003598 <Task2_Handler+0xd8>)
 80034ca:	4b34      	ldr	r3, [pc, #208]	; (800359c <Task2_Handler+0xdc>)
 80034cc:	4615      	mov	r5, r2
 80034ce:	461c      	mov	r4, r3
 80034d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034d2:	6028      	str	r0, [r5, #0]
 80034d4:	6069      	str	r1, [r5, #4]
 80034d6:	60aa      	str	r2, [r5, #8]
 80034d8:	60eb      	str	r3, [r5, #12]
 80034da:	8823      	ldrh	r3, [r4, #0]
 80034dc:	822b      	strh	r3, [r5, #16]
	USART_Puts(USART3,MyMass);
 80034de:	492e      	ldr	r1, [pc, #184]	; (8003598 <Task2_Handler+0xd8>)
 80034e0:	482f      	ldr	r0, [pc, #188]	; (80035a0 <Task2_Handler+0xe0>)
 80034e2:	f7ff ff4d 	bl	8003380 <USART_Puts>
	sprintf(MyMass,"TASK-1 PRIORTY : %d\r\n",uxTaskPriorityGet(myTask1Handle));
 80034e6:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <Task2_Handler+0xe4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fe fd3c 	bl	8001f68 <uxTaskPriorityGet>
 80034f0:	4603      	mov	r3, r0
 80034f2:	461a      	mov	r2, r3
 80034f4:	492c      	ldr	r1, [pc, #176]	; (80035a8 <Task2_Handler+0xe8>)
 80034f6:	4828      	ldr	r0, [pc, #160]	; (8003598 <Task2_Handler+0xd8>)
 80034f8:	f000 faba 	bl	8003a70 <siprintf>
	USART_Puts(USART3,MyMass);
 80034fc:	4926      	ldr	r1, [pc, #152]	; (8003598 <Task2_Handler+0xd8>)
 80034fe:	4828      	ldr	r0, [pc, #160]	; (80035a0 <Task2_Handler+0xe0>)
 8003500:	f7ff ff3e 	bl	8003380 <USART_Puts>
	sprintf(MyMass,"TASK-2 PRIORTY : %d\r\n",uxTaskPriorityGet(myTask2Handle));
 8003504:	4b29      	ldr	r3, [pc, #164]	; (80035ac <Task2_Handler+0xec>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe fd2d 	bl	8001f68 <uxTaskPriorityGet>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	4927      	ldr	r1, [pc, #156]	; (80035b0 <Task2_Handler+0xf0>)
 8003514:	4820      	ldr	r0, [pc, #128]	; (8003598 <Task2_Handler+0xd8>)
 8003516:	f000 faab 	bl	8003a70 <siprintf>
	USART_Puts(USART3,MyMass);
 800351a:	491f      	ldr	r1, [pc, #124]	; (8003598 <Task2_Handler+0xd8>)
 800351c:	4820      	ldr	r0, [pc, #128]	; (80035a0 <Task2_Handler+0xe0>)
 800351e:	f7ff ff2f 	bl	8003380 <USART_Puts>

	while(1)
	{
		GPIO_ToggleBits(GPIOD,GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14 |GPIO_Pin_15);
 8003522:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8003526:	4823      	ldr	r0, [pc, #140]	; (80035b4 <Task2_Handler+0xf4>)
 8003528:	f7fc ff7c 	bl	8000424 <GPIO_ToggleBits>
		delay(1600000);
 800352c:	4822      	ldr	r0, [pc, #136]	; (80035b8 <Task2_Handler+0xf8>)
 800352e:	f000 f847 	bl	80035c0 <delay>
		sprintf(MyMass,"TASK-2_RUNNING \r\n");
 8003532:	4a19      	ldr	r2, [pc, #100]	; (8003598 <Task2_Handler+0xd8>)
 8003534:	4b19      	ldr	r3, [pc, #100]	; (800359c <Task2_Handler+0xdc>)
 8003536:	4615      	mov	r5, r2
 8003538:	461c      	mov	r4, r3
 800353a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800353c:	6028      	str	r0, [r5, #0]
 800353e:	6069      	str	r1, [r5, #4]
 8003540:	60aa      	str	r2, [r5, #8]
 8003542:	60eb      	str	r3, [r5, #12]
 8003544:	8823      	ldrh	r3, [r4, #0]
 8003546:	822b      	strh	r3, [r5, #16]
		USART_Puts(USART3,MyMass);
 8003548:	4913      	ldr	r1, [pc, #76]	; (8003598 <Task2_Handler+0xd8>)
 800354a:	4815      	ldr	r0, [pc, #84]	; (80035a0 <Task2_Handler+0xe0>)
 800354c:	f7ff ff18 	bl	8003380 <USART_Puts>
		if(buttonState == 1){
 8003550:	4b1a      	ldr	r3, [pc, #104]	; (80035bc <Task2_Handler+0xfc>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d1e4      	bne.n	8003522 <Task2_Handler+0x62>
			USART_Puts(USART3,MyMass);
 8003558:	490f      	ldr	r1, [pc, #60]	; (8003598 <Task2_Handler+0xd8>)
 800355a:	4811      	ldr	r0, [pc, #68]	; (80035a0 <Task2_Handler+0xe0>)
 800355c:	f7ff ff10 	bl	8003380 <USART_Puts>
			buttonState = 0;
 8003560:	4b16      	ldr	r3, [pc, #88]	; (80035bc <Task2_Handler+0xfc>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
			p1 = uxTaskPriorityGet(myTask1Handle);
 8003566:	4b0f      	ldr	r3, [pc, #60]	; (80035a4 <Task2_Handler+0xe4>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe fcfc 	bl	8001f68 <uxTaskPriorityGet>
 8003570:	60f8      	str	r0, [r7, #12]
			p2 = uxTaskPriorityGet(myTask2Handle);
 8003572:	4b0e      	ldr	r3, [pc, #56]	; (80035ac <Task2_Handler+0xec>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7fe fcf6 	bl	8001f68 <uxTaskPriorityGet>
 800357c:	60b8      	str	r0, [r7, #8]
			vTaskPrioritySet(myTask1Handle,p2);
 800357e:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <Task2_Handler+0xe4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68b9      	ldr	r1, [r7, #8]
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fd09 	bl	8001f9c <vTaskPrioritySet>
			vTaskPrioritySet(myTask2Handle,p1);
 800358a:	4b08      	ldr	r3, [pc, #32]	; (80035ac <Task2_Handler+0xec>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68f9      	ldr	r1, [r7, #12]
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fd03 	bl	8001f9c <vTaskPrioritySet>
		GPIO_ToggleBits(GPIOD,GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14 |GPIO_Pin_15);
 8003596:	e7c4      	b.n	8003522 <Task2_Handler+0x62>
 8003598:	20012dfc 	.word	0x20012dfc
 800359c:	08003b90 	.word	0x08003b90
 80035a0:	40004800 	.word	0x40004800
 80035a4:	20012db4 	.word	0x20012db4
 80035a8:	08003b60 	.word	0x08003b60
 80035ac:	20012db8 	.word	0x20012db8
 80035b0:	08003b78 	.word	0x08003b78
 80035b4:	40020c00 	.word	0x40020c00
 80035b8:	00186a00 	.word	0x00186a00
 80035bc:	20012db0 	.word	0x20012db0

080035c0 <delay>:
		}

	}
}
void delay(uint32_t time){
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	while(time--);
 80035c8:	bf00      	nop
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	1e5a      	subs	r2, r3, #1
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1fa      	bne.n	80035ca <delay+0xa>
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80035e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003618 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80035e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80035e6:	e003      	b.n	80035f0 <LoopCopyDataInit>

080035e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80035ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80035ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80035ee:	3104      	adds	r1, #4

080035f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80035f0:	480b      	ldr	r0, [pc, #44]	; (8003620 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80035f2:	4b0c      	ldr	r3, [pc, #48]	; (8003624 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80035f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80035f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80035f8:	d3f6      	bcc.n	80035e8 <CopyDataInit>
  ldr  r2, =_sbss
 80035fa:	4a0b      	ldr	r2, [pc, #44]	; (8003628 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80035fc:	e002      	b.n	8003604 <LoopFillZerobss>

080035fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80035fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003600:	f842 3b04 	str.w	r3, [r2], #4

08003604 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003606:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003608:	d3f9      	bcc.n	80035fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800360a:	f000 f823 	bl	8003654 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800360e:	f000 fa45 	bl	8003a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003612:	f7ff fdd1 	bl	80031b8 <main>
  bx  lr    
 8003616:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003618:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800361c:	08003bac 	.word	0x08003bac
  ldr  r0, =_sdata
 8003620:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003624:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 8003628:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 800362c:	20012e2c 	.word	0x20012e2c

08003630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003630:	e7fe      	b.n	8003630 <ADC_IRQHandler>

08003632 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003632:	b480      	push	{r7}
 8003634:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003636:	e7fe      	b.n	8003636 <MemManage_Handler+0x4>

08003638 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800363c:	e7fe      	b.n	800363c <BusFault_Handler+0x4>

0800363e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800363e:	b480      	push	{r7}
 8003640:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003642:	e7fe      	b.n	8003642 <UsageFault_Handler+0x4>

08003644 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
	...

08003654 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003658:	4a16      	ldr	r2, [pc, #88]	; (80036b4 <SystemInit+0x60>)
 800365a:	4b16      	ldr	r3, [pc, #88]	; (80036b4 <SystemInit+0x60>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003660:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003664:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003668:	4a13      	ldr	r2, [pc, #76]	; (80036b8 <SystemInit+0x64>)
 800366a:	4b13      	ldr	r3, [pc, #76]	; (80036b8 <SystemInit+0x64>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f043 0301 	orr.w	r3, r3, #1
 8003672:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003674:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <SystemInit+0x64>)
 8003676:	2200      	movs	r2, #0
 8003678:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800367a:	4a0f      	ldr	r2, [pc, #60]	; (80036b8 <SystemInit+0x64>)
 800367c:	4b0e      	ldr	r3, [pc, #56]	; (80036b8 <SystemInit+0x64>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003688:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800368a:	4b0b      	ldr	r3, [pc, #44]	; (80036b8 <SystemInit+0x64>)
 800368c:	4a0b      	ldr	r2, [pc, #44]	; (80036bc <SystemInit+0x68>)
 800368e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003690:	4a09      	ldr	r2, [pc, #36]	; (80036b8 <SystemInit+0x64>)
 8003692:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <SystemInit+0x64>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800369a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800369c:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <SystemInit+0x64>)
 800369e:	2200      	movs	r2, #0
 80036a0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80036a2:	f000 f889 	bl	80037b8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036a6:	4b03      	ldr	r3, [pc, #12]	; (80036b4 <SystemInit+0x60>)
 80036a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036ac:	609a      	str	r2, [r3, #8]
#endif
}
 80036ae:	bf00      	nop
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	e000ed00 	.word	0xe000ed00
 80036b8:	40023800 	.word	0x40023800
 80036bc:	24003010 	.word	0x24003010

080036c0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
 80036ce:	2302      	movs	r3, #2
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	2300      	movs	r3, #0
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	2302      	movs	r3, #2
 80036d8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80036da:	4b32      	ldr	r3, [pc, #200]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d007      	beq.n	80036fa <SystemCoreClockUpdate+0x3a>
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d009      	beq.n	8003702 <SystemCoreClockUpdate+0x42>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d13d      	bne.n	800376e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80036f2:	4b2d      	ldr	r3, [pc, #180]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 80036f4:	4a2d      	ldr	r2, [pc, #180]	; (80037ac <SystemCoreClockUpdate+0xec>)
 80036f6:	601a      	str	r2, [r3, #0]
      break;
 80036f8:	e03d      	b.n	8003776 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80036fa:	4b2b      	ldr	r3, [pc, #172]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 80036fc:	4a2c      	ldr	r2, [pc, #176]	; (80037b0 <SystemCoreClockUpdate+0xf0>)
 80036fe:	601a      	str	r2, [r3, #0]
      break;
 8003700:	e039      	b.n	8003776 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003702:	4b28      	ldr	r3, [pc, #160]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	0d9b      	lsrs	r3, r3, #22
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800370e:	4b25      	ldr	r3, [pc, #148]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003716:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00c      	beq.n	8003738 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800371e:	4a24      	ldr	r2, [pc, #144]	; (80037b0 <SystemCoreClockUpdate+0xf0>)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	fbb2 f3f3 	udiv	r3, r2, r3
 8003726:	4a1f      	ldr	r2, [pc, #124]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003728:	6852      	ldr	r2, [r2, #4]
 800372a:	0992      	lsrs	r2, r2, #6
 800372c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003730:	fb02 f303 	mul.w	r3, r2, r3
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	e00b      	b.n	8003750 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003738:	4a1c      	ldr	r2, [pc, #112]	; (80037ac <SystemCoreClockUpdate+0xec>)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003740:	4a18      	ldr	r2, [pc, #96]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003742:	6852      	ldr	r2, [r2, #4]
 8003744:	0992      	lsrs	r2, r2, #6
 8003746:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800374a:	fb02 f303 	mul.w	r3, r2, r3
 800374e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003750:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	3301      	adds	r3, #1
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	fbb2 f3f3 	udiv	r3, r2, r3
 8003768:	4a0f      	ldr	r2, [pc, #60]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 800376a:	6013      	str	r3, [r2, #0]
      break;
 800376c:	e003      	b.n	8003776 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800376e:	4b0e      	ldr	r3, [pc, #56]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 8003770:	4a0e      	ldr	r2, [pc, #56]	; (80037ac <SystemCoreClockUpdate+0xec>)
 8003772:	601a      	str	r2, [r3, #0]
      break;
 8003774:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003776:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <SystemCoreClockUpdate+0xe4>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	091b      	lsrs	r3, r3, #4
 800377c:	f003 030f 	and.w	r3, r3, #15
 8003780:	4a0c      	ldr	r2, [pc, #48]	; (80037b4 <SystemCoreClockUpdate+0xf4>)
 8003782:	5cd3      	ldrb	r3, [r2, r3]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003788:	4b07      	ldr	r3, [pc, #28]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	fa22 f303 	lsr.w	r3, r2, r3
 8003792:	4a05      	ldr	r2, [pc, #20]	; (80037a8 <SystemCoreClockUpdate+0xe8>)
 8003794:	6013      	str	r3, [r2, #0]
}
 8003796:	bf00      	nop
 8003798:	371c      	adds	r7, #28
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40023800 	.word	0x40023800
 80037a8:	20000018 	.word	0x20000018
 80037ac:	00f42400 	.word	0x00f42400
 80037b0:	017d7840 	.word	0x017d7840
 80037b4:	2000001c 	.word	0x2000001c

080037b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80037be:	2300      	movs	r3, #0
 80037c0:	607b      	str	r3, [r7, #4]
 80037c2:	2300      	movs	r3, #0
 80037c4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80037c6:	4a36      	ldr	r2, [pc, #216]	; (80038a0 <SetSysClock+0xe8>)
 80037c8:	4b35      	ldr	r3, [pc, #212]	; (80038a0 <SetSysClock+0xe8>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80037d2:	4b33      	ldr	r3, [pc, #204]	; (80038a0 <SetSysClock+0xe8>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3301      	adds	r3, #1
 80037e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d103      	bne.n	80037f0 <SetSysClock+0x38>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80037ee:	d1f0      	bne.n	80037d2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80037f0:	4b2b      	ldr	r3, [pc, #172]	; (80038a0 <SetSysClock+0xe8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80037fc:	2301      	movs	r3, #1
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	e001      	b.n	8003806 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003802:	2300      	movs	r3, #0
 8003804:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d142      	bne.n	8003892 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800380c:	4a24      	ldr	r2, [pc, #144]	; (80038a0 <SetSysClock+0xe8>)
 800380e:	4b24      	ldr	r3, [pc, #144]	; (80038a0 <SetSysClock+0xe8>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003816:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003818:	4a22      	ldr	r2, [pc, #136]	; (80038a4 <SetSysClock+0xec>)
 800381a:	4b22      	ldr	r3, [pc, #136]	; (80038a4 <SetSysClock+0xec>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003822:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003824:	4a1e      	ldr	r2, [pc, #120]	; (80038a0 <SetSysClock+0xe8>)
 8003826:	4b1e      	ldr	r3, [pc, #120]	; (80038a0 <SetSysClock+0xe8>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800382c:	4a1c      	ldr	r2, [pc, #112]	; (80038a0 <SetSysClock+0xe8>)
 800382e:	4b1c      	ldr	r3, [pc, #112]	; (80038a0 <SetSysClock+0xe8>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003836:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003838:	4a19      	ldr	r2, [pc, #100]	; (80038a0 <SetSysClock+0xe8>)
 800383a:	4b19      	ldr	r3, [pc, #100]	; (80038a0 <SetSysClock+0xe8>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003842:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003844:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <SetSysClock+0xe8>)
 8003846:	4a18      	ldr	r2, [pc, #96]	; (80038a8 <SetSysClock+0xf0>)
 8003848:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800384a:	4a15      	ldr	r2, [pc, #84]	; (80038a0 <SetSysClock+0xe8>)
 800384c:	4b14      	ldr	r3, [pc, #80]	; (80038a0 <SetSysClock+0xe8>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003854:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003856:	bf00      	nop
 8003858:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <SetSysClock+0xe8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f9      	beq.n	8003858 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003864:	4b11      	ldr	r3, [pc, #68]	; (80038ac <SetSysClock+0xf4>)
 8003866:	f240 7205 	movw	r2, #1797	; 0x705
 800386a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800386c:	4a0c      	ldr	r2, [pc, #48]	; (80038a0 <SetSysClock+0xe8>)
 800386e:	4b0c      	ldr	r3, [pc, #48]	; (80038a0 <SetSysClock+0xe8>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f023 0303 	bic.w	r3, r3, #3
 8003876:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003878:	4a09      	ldr	r2, [pc, #36]	; (80038a0 <SetSysClock+0xe8>)
 800387a:	4b09      	ldr	r3, [pc, #36]	; (80038a0 <SetSysClock+0xe8>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f043 0302 	orr.w	r3, r3, #2
 8003882:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003884:	bf00      	nop
 8003886:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <SetSysClock+0xe8>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	2b08      	cmp	r3, #8
 8003890:	d1f9      	bne.n	8003886 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40023800 	.word	0x40023800
 80038a4:	40007000 	.word	0x40007000
 80038a8:	07405419 	.word	0x07405419
 80038ac:	40023c00 	.word	0x40023c00

080038b0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
	int div = 1;
 80038bc:	2301      	movs	r3, #1
 80038be:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80038c0:	e004      	b.n	80038cc <ts_itoa+0x1c>
		div *= base;
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d2f3      	bcs.n	80038c2 <ts_itoa+0x12>

	while (div != 0)
 80038da:	e029      	b.n	8003930 <ts_itoa+0x80>
	{
		int num = d/div;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e4:	613b      	str	r3, [r7, #16]
		d = d%div;
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80038ee:	fb02 f201 	mul.w	r2, r2, r1
 80038f2:	1a9b      	subs	r3, r3, r2
 80038f4:	60bb      	str	r3, [r7, #8]
		div /= base;
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80038fe:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	2b09      	cmp	r3, #9
 8003904:	dd0a      	ble.n	800391c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	1c59      	adds	r1, r3, #1
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	6011      	str	r1, [r2, #0]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	3237      	adds	r2, #55	; 0x37
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	701a      	strb	r2, [r3, #0]
 800391a:	e009      	b.n	8003930 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	1c59      	adds	r1, r3, #1
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	6011      	str	r1, [r2, #0]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	3230      	adds	r2, #48	; 0x30
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1d2      	bne.n	80038dc <ts_itoa+0x2c>
	}
}
 8003936:	bf00      	nop
 8003938:	371c      	adds	r7, #28
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b088      	sub	sp, #32
 8003946:	af00      	add	r7, sp, #0
 8003948:	60f8      	str	r0, [r7, #12]
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8003952:	e07d      	b.n	8003a50 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2b25      	cmp	r3, #37	; 0x25
 800395a:	d171      	bne.n	8003a40 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3301      	adds	r3, #1
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b64      	cmp	r3, #100	; 0x64
 8003968:	d01e      	beq.n	80039a8 <ts_formatstring+0x66>
 800396a:	2b64      	cmp	r3, #100	; 0x64
 800396c:	dc06      	bgt.n	800397c <ts_formatstring+0x3a>
 800396e:	2b58      	cmp	r3, #88	; 0x58
 8003970:	d050      	beq.n	8003a14 <ts_formatstring+0xd2>
 8003972:	2b63      	cmp	r3, #99	; 0x63
 8003974:	d00e      	beq.n	8003994 <ts_formatstring+0x52>
 8003976:	2b25      	cmp	r3, #37	; 0x25
 8003978:	d058      	beq.n	8003a2c <ts_formatstring+0xea>
 800397a:	e05d      	b.n	8003a38 <ts_formatstring+0xf6>
 800397c:	2b73      	cmp	r3, #115	; 0x73
 800397e:	d02b      	beq.n	80039d8 <ts_formatstring+0x96>
 8003980:	2b73      	cmp	r3, #115	; 0x73
 8003982:	dc02      	bgt.n	800398a <ts_formatstring+0x48>
 8003984:	2b69      	cmp	r3, #105	; 0x69
 8003986:	d00f      	beq.n	80039a8 <ts_formatstring+0x66>
 8003988:	e056      	b.n	8003a38 <ts_formatstring+0xf6>
 800398a:	2b75      	cmp	r3, #117	; 0x75
 800398c:	d037      	beq.n	80039fe <ts_formatstring+0xbc>
 800398e:	2b78      	cmp	r3, #120	; 0x78
 8003990:	d040      	beq.n	8003a14 <ts_formatstring+0xd2>
 8003992:	e051      	b.n	8003a38 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	60fa      	str	r2, [r7, #12]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	1d11      	adds	r1, r2, #4
 800399e:	6079      	str	r1, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	701a      	strb	r2, [r3, #0]
				break;
 80039a6:	e047      	b.n	8003a38 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	1d1a      	adds	r2, r3, #4
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	da07      	bge.n	80039c8 <ts_formatstring+0x86>
					{
						val *= -1;
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	425b      	negs	r3, r3
 80039bc:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	60fa      	str	r2, [r7, #12]
 80039c4:	222d      	movs	r2, #45	; 0x2d
 80039c6:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80039c8:	69f9      	ldr	r1, [r7, #28]
 80039ca:	f107 030c 	add.w	r3, r7, #12
 80039ce:	220a      	movs	r2, #10
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff6d 	bl	80038b0 <ts_itoa>
				}
				break;
 80039d6:	e02f      	b.n	8003a38 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	1d1a      	adds	r2, r3, #4
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80039e2:	e007      	b.n	80039f4 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	1c5a      	adds	r2, r3, #1
 80039e8:	60fa      	str	r2, [r7, #12]
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	1c51      	adds	r1, r2, #1
 80039ee:	61b9      	str	r1, [r7, #24]
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f3      	bne.n	80039e4 <ts_formatstring+0xa2>
					}
				}
				break;
 80039fc:	e01c      	b.n	8003a38 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	1d1a      	adds	r2, r3, #4
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	6819      	ldr	r1, [r3, #0]
 8003a06:	f107 030c 	add.w	r3, r7, #12
 8003a0a:	220a      	movs	r2, #10
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ff4f 	bl	80038b0 <ts_itoa>
				break;
 8003a12:	e011      	b.n	8003a38 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	1d1a      	adds	r2, r3, #4
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	f107 030c 	add.w	r3, r7, #12
 8003a22:	2210      	movs	r2, #16
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff ff43 	bl	80038b0 <ts_itoa>
				break;
 8003a2a:	e005      	b.n	8003a38 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	60fa      	str	r2, [r7, #12]
 8003a32:	2225      	movs	r2, #37	; 0x25
 8003a34:	701a      	strb	r2, [r3, #0]
				  break;
 8003a36:	bf00      	nop
			}
			fmt++;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	e007      	b.n	8003a50 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1c5a      	adds	r2, r3, #1
 8003a44:	60fa      	str	r2, [r7, #12]
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	1c51      	adds	r1, r2, #1
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	7812      	ldrb	r2, [r2, #0]
 8003a4e:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f47f af7d 	bne.w	8003954 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	461a      	mov	r2, r3
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	1ad3      	subs	r3, r2, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3720      	adds	r7, #32
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8003a70:	b40e      	push	{r1, r2, r3}
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8003a7a:	f107 0320 	add.w	r3, r7, #32
 8003a7e:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	69f9      	ldr	r1, [r7, #28]
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff ff5c 	bl	8003942 <ts_formatstring>
 8003a8a:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a98:	b003      	add	sp, #12
 8003a9a:	4770      	bx	lr

08003a9c <__libc_init_array>:
 8003a9c:	b570      	push	{r4, r5, r6, lr}
 8003a9e:	4e0d      	ldr	r6, [pc, #52]	; (8003ad4 <__libc_init_array+0x38>)
 8003aa0:	4c0d      	ldr	r4, [pc, #52]	; (8003ad8 <__libc_init_array+0x3c>)
 8003aa2:	1ba4      	subs	r4, r4, r6
 8003aa4:	10a4      	asrs	r4, r4, #2
 8003aa6:	2500      	movs	r5, #0
 8003aa8:	42a5      	cmp	r5, r4
 8003aaa:	d109      	bne.n	8003ac0 <__libc_init_array+0x24>
 8003aac:	4e0b      	ldr	r6, [pc, #44]	; (8003adc <__libc_init_array+0x40>)
 8003aae:	4c0c      	ldr	r4, [pc, #48]	; (8003ae0 <__libc_init_array+0x44>)
 8003ab0:	f000 f82c 	bl	8003b0c <_init>
 8003ab4:	1ba4      	subs	r4, r4, r6
 8003ab6:	10a4      	asrs	r4, r4, #2
 8003ab8:	2500      	movs	r5, #0
 8003aba:	42a5      	cmp	r5, r4
 8003abc:	d105      	bne.n	8003aca <__libc_init_array+0x2e>
 8003abe:	bd70      	pop	{r4, r5, r6, pc}
 8003ac0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ac4:	4798      	blx	r3
 8003ac6:	3501      	adds	r5, #1
 8003ac8:	e7ee      	b.n	8003aa8 <__libc_init_array+0xc>
 8003aca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ace:	4798      	blx	r3
 8003ad0:	3501      	adds	r5, #1
 8003ad2:	e7f2      	b.n	8003aba <__libc_init_array+0x1e>
 8003ad4:	08003ba4 	.word	0x08003ba4
 8003ad8:	08003ba4 	.word	0x08003ba4
 8003adc:	08003ba4 	.word	0x08003ba4
 8003ae0:	08003ba8 	.word	0x08003ba8

08003ae4 <memcpy>:
 8003ae4:	b510      	push	{r4, lr}
 8003ae6:	1e43      	subs	r3, r0, #1
 8003ae8:	440a      	add	r2, r1
 8003aea:	4291      	cmp	r1, r2
 8003aec:	d100      	bne.n	8003af0 <memcpy+0xc>
 8003aee:	bd10      	pop	{r4, pc}
 8003af0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003af8:	e7f7      	b.n	8003aea <memcpy+0x6>

08003afa <memset>:
 8003afa:	4402      	add	r2, r0
 8003afc:	4603      	mov	r3, r0
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d100      	bne.n	8003b04 <memset+0xa>
 8003b02:	4770      	bx	lr
 8003b04:	f803 1b01 	strb.w	r1, [r3], #1
 8003b08:	e7f9      	b.n	8003afe <memset+0x4>
	...

08003b0c <_init>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	bf00      	nop
 8003b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b12:	bc08      	pop	{r3}
 8003b14:	469e      	mov	lr, r3
 8003b16:	4770      	bx	lr

08003b18 <_fini>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	bf00      	nop
 8003b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1e:	bc08      	pop	{r3}
 8003b20:	469e      	mov	lr, r3
 8003b22:	4770      	bx	lr
