// Seed: 4098964510
module module_0 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5
    , id_7
);
  assign id_2 = 1'b0;
  reg id_8;
  parameter id_9 = 1;
  assign module_1.id_7 = 0;
  always @(posedge id_8) id_8 = id_7;
  logic [-1 : 1] id_10;
  ;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  time id_9 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3
  );
  assign id_4 = -1;
  logic id_10;
  ;
endmodule
