git clone --depth 1 --no-tags https://github.com/Knight-X/sense.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273838653
git clone --depth 1 --no-tags https://github.com/Josvin7/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273263231
git clone --depth 1 --no-tags https://github.com/ajinkyajayawant/Programming-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266901368
git clone --depth 1 --no-tags https://github.com/MichihiroAshida/test_for_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272462910
git clone --depth 1 --no-tags https://github.com/heymesut/viterbi_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272873768
git clone --depth 1 --no-tags https://github.com/MohamedTawfik74/FloatingPointUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273239977
git clone --depth 1 --no-tags https://github.com/Maegima/simple-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273057824
git clone --depth 1 --no-tags https://github.com/markiyanp/SEI_MEE_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267105859
git clone --depth 1 --no-tags https://github.com/Espinya/P3-TMP10X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270475559
git clone --depth 1 --no-tags https://github.com/RuoyuLiu-ASE/FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272488955
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB4_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272359131
git clone --depth 1 --no-tags https://github.com/Will-Shaddix/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272541747
git clone --depth 1 --no-tags https://github.com/quannl280201/DigitalClock_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273157356
git clone --depth 1 --no-tags https://github.com/AdamGajda/System-RNS---konwersja.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273111548
git clone --depth 1 --no-tags https://github.com/berenFromTheMiddleEarth/fetch_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273007816
git clone --depth 1 --no-tags https://github.com/foamtsp/HW_LAB_UNDERTALE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266134029
git clone --depth 1 --no-tags https://github.com/AnthonyAlaimo/B58Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266447153
git clone --depth 1 --no-tags https://github.com/drive087/undertale-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266808023
git clone --depth 1 --no-tags https://github.com/newton1057/pruebaVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266851118
git clone --depth 1 --no-tags https://github.com/sanathrao/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269347734
git clone --depth 1 --no-tags https://github.com/tim1207/Accumlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271219742
git clone --depth 1 --no-tags https://github.com/twk119/lma0_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270732803
git clone --depth 1 --no-tags https://github.com/anilcanbulut/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271639043
git clone --depth 1 --no-tags https://github.com/mucahittanacioglu/MIPSProcesser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271391843
git clone --depth 1 --no-tags https://github.com/manasdtrivedi/MIPS-and-uPOWER-Pipelined-Processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271781273
git clone --depth 1 --no-tags https://github.com/hsienweima/cpu8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268315003
git clone --depth 1 --no-tags https://github.com/gaz27rus/Verilog_Simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268084567
git clone --depth 1 --no-tags https://github.com/Skyrim-667/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268184328
git clone --depth 1 --no-tags https://github.com/mashin93/FPGA-Sensor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275037475
git clone --depth 1 --no-tags https://github.com/Sarika-Natu/Scientific-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274573976
git clone --depth 1 --no-tags https://github.com/dmireckid/ECE411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270456225
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269993245
git clone --depth 1 --no-tags https://github.com/bhautik1209/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268924704
git clone --depth 1 --no-tags https://github.com/xiaozhuang456/4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268042050
git clone --depth 1 --no-tags https://github.com/mehmetcobanx/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266149384
git clone --depth 1 --no-tags https://github.com/ield/FPGABlocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266151142
git clone --depth 1 --no-tags https://github.com/jackychiangtw/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266127563
git clone --depth 1 --no-tags https://github.com/DennyHo2020/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273363665
git clone --depth 1 --no-tags https://github.com/Strike2311/AK2-Projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273050436
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/seven-segment-display-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273273576
git clone --depth 1 --no-tags https://github.com/juliancnn/SIMPLE_MIPS_Reduced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271461655
git clone --depth 1 --no-tags https://github.com/Paranjaysaxena/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271457925
git clone --depth 1 --no-tags https://github.com/Kiran760043/Frequency-Divider-by-Odd-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273538809
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274722009
git clone --depth 1 --no-tags https://github.com/devypher/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266718206
git clone --depth 1 --no-tags https://github.com/thehanriver/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266731280
git clone --depth 1 --no-tags https://github.com/karnkittik/HWSynLab-Undertale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266245548
git clone --depth 1 --no-tags https://github.com/Dhruv0103/booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267045378
git clone --depth 1 --no-tags https://github.com/Abhay-Rj/RISC-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266852773
git clone --depth 1 --no-tags https://github.com/KubaHyzicki/RNStoBinaryConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268313474
git clone --depth 1 --no-tags https://github.com/kavin-du/CO224_lab6_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268191392
git clone --depth 1 --no-tags https://github.com/tim1207/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270635245
git clone --depth 1 --no-tags https://github.com/zhewang1996/Basic-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270880833
git clone --depth 1 --no-tags https://github.com/arath089/FPGA-Cache-Memory-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271062833
git clone --depth 1 --no-tags https://github.com/TRoth9/ComputerProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271108965
git clone --depth 1 --no-tags https://github.com/nictrak/led_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270897170
git clone --depth 1 --no-tags https://github.com/BholaYadav/UART-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270254986
git clone --depth 1 --no-tags https://github.com/varun-raghavendra/A3-A4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270367621
git clone --depth 1 --no-tags https://github.com/Matasasas/two_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272007986
git clone --depth 1 --no-tags https://github.com/thnam/nand2tetris_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274478630
git clone --depth 1 --no-tags https://github.com/hoser21/beta-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266898756
git clone --depth 1 --no-tags https://github.com/wwkkww1983/FPGA-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267132738
git clone --depth 1 --no-tags https://github.com/theignorantzen/learnVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267372284
git clone --depth 1 --no-tags https://github.com/arath089/FPGA-Pipeling-and-Clock-Gating.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271093382
git clone --depth 1 --no-tags https://github.com/Embedfire-altera/ebf_ep4ce10_ppt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270980339
git clone --depth 1 --no-tags https://github.com/slcz/hummingbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273795120
git clone --depth 1 --no-tags https://github.com/Randikaviraj/MIPS-single-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273736406
git clone --depth 1 --no-tags https://github.com/paulohepimentel/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272977228
git clone --depth 1 --no-tags https://github.com/bhupeshnihal/RISC-V-Integer-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273470030
git clone --depth 1 --no-tags https://github.com/keyonhome/Verilog_IP_toolbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273480361
git clone --depth 1 --no-tags https://github.com/SravantiNomula/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273849316
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274725859
git clone --depth 1 --no-tags https://github.com/kie4280/cpu_design4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269358913
git clone --depth 1 --no-tags https://github.com/tunatone0111/iit3004-digital-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269436396
git clone --depth 1 --no-tags https://github.com/Caspar21/4-bits-up-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269572569
git clone --depth 1 --no-tags https://github.com/minhtaile2712/risc-v-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269705275
git clone --depth 1 --no-tags https://github.com/Polskipepek/TrafficLights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270709738
git clone --depth 1 --no-tags https://github.com/Shaurya140894/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270441088
git clone --depth 1 --no-tags https://github.com/tim1207/StudentID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270642121
git clone --depth 1 --no-tags https://github.com/anthvasquez/Measuring-Vibrations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268565200
git clone --depth 1 --no-tags https://github.com/zsxqblz/ECE2300-Toy-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268592242
git clone --depth 1 --no-tags https://github.com/Adrofier/Vending-Machine-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271460061
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/2-Stage-16-bit-pipelined-adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271725231
git clone --depth 1 --no-tags https://github.com/MaitreyiJ/BuzzerQuizGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271237453
git clone --depth 1 --no-tags https://github.com/NirajKinnal/assignment-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271349686
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_Sequential_Controller_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271688717
git clone --depth 1 --no-tags https://github.com/Yogesh7920/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270308462
git clone --depth 1 --no-tags https://github.com/johnsonkao0213/CO_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271251745
git clone --depth 1 --no-tags https://github.com/kjain3/minimap2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268364664
git clone --depth 1 --no-tags https://github.com/FelliYang/yangMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266773342
git clone --depth 1 --no-tags https://github.com/AdhamSaheb/Verilog_Small_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267015818
git clone --depth 1 --no-tags https://github.com/nvdatk61/IC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268711290
git clone --depth 1 --no-tags https://github.com/martin-altenburg/ee180-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267167032
git clone --depth 1 --no-tags https://github.com/milonimittal/Moore-FSM-Coin-Toss-Consecutive-Head-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266045341
git clone --depth 1 --no-tags https://github.com/Rem-Yin/CS145-ArchLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266651546
