#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 22 21:50:44 2023
# Process ID: 25657
# Current directory: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/top.vds
# Journal file: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mtahir/Xilinx/Vivado/2019.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25718 
WARNING: [Synth 8-992] _7seg_disp is already implicitly declared earlier [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:285]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.852 ; gain = 168.590 ; free physical = 3002 ; free virtual = 4609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61278]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (1#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61278]
WARNING: [Synth 8-7023] instance 'PLLE2_BASE_inst' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'soc_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/soc_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'core_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/core_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/pipeline_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/fetch.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (2#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/fetch.sv:19]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/decode.sv:17]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/reg_file.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (3#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/reg_file.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'decode' (4#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/decode.sv:17]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/execute.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'execute' (5#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/execute.sv:17]
INFO: [Synth 8-6157] synthesizing module 'lsu' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/lsu.sv:19]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/lsu.sv:123]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/lsu.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (6#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/lsu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:1177]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:1204]
WARNING: [Synth 8-6014] Unused sequential element en_ld_st_vaddr_ff_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:1116]
WARNING: [Synth 8-3848] Net ms_mode_ecall_req in module/entity csr does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:187]
INFO: [Synth 8-6155] done synthesizing module 'csr' (7#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/csr.sv:21]
INFO: [Synth 8-6157] synthesizing module 'writeback' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/writeback.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (8#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/writeback.sv:17]
INFO: [Synth 8-6157] synthesizing module 'forward_stall' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/forward_stall.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'forward_stall' (9#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/forward_stall.sv:18]
INFO: [Synth 8-6157] synthesizing module 'muldiv' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:17]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'divider' (10#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'muldiv' (11#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:17]
INFO: [Synth 8-6157] synthesizing module 'amo' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/amo.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'amo' (12#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/amo.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_top' (13#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/pipeline_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/mmu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'itlb' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:18]
WARNING: [Synth 8-5858] RAM tlb_array_next_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tlb_array_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][vpn_1] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][vpn_0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][valid] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][page_4M] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][ppn] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][rsw] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][d] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][a] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][g] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][u] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][x] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][w] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][r] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[7][pte][v] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][vpn_1] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][vpn_0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][valid] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][page_4M] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][ppn] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][rsw] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][d] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][a] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][g] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][u] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][x] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][w] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][r] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[6][pte][v] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][vpn_1] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][vpn_0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][valid] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][page_4M] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][ppn] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][rsw] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][d] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][a] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][g] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][u] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][x] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][w] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][r] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[5][pte][v] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][vpn_1] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][vpn_0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][valid] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][page_4M] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][ppn] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][rsw] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][d] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][a] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][g] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][u] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][x] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][w] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][r] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
WARNING: [Synth 8-6014] Unused sequential element tlb_array_ff_reg[4][pte][v] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'itlb' (14#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/itlb.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dtlb' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/dtlb.sv:17]
WARNING: [Synth 8-5858] RAM tlb_array_next_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tlb_array_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'dtlb' (15#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/dtlb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ptw' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/ptw.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ptw' (16#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/ptw.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (17#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/mmu/mmu.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (18#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/core_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dbus_interconnect' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/interconnect/dbus_interconnect.sv:17]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/interconnect/dbus_interconnect.sv:95]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/interconnect/dbus_interconnect.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'dbus_interconnect' (19#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/interconnect/dbus_interconnect.sv:17]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart.sv:18]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart_tx.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (20#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart_tx.sv:18]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart_rx.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (21#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart_rx.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'uart' (22#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart.sv:18]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/clint/clint.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'clint' (23#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/clint/clint.sv:19]
INFO: [Synth 8-6157] synthesizing module 'plic_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'plic_target' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_target.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_target' (24#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_target.sv:17]
INFO: [Synth 8-6157] synthesizing module 'plic_gateway' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_gateway.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_gateway' (25#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_gateway.sv:17]
INFO: [Synth 8-6157] synthesizing module 'plic_regs' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_regs.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_regs.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'plic_regs' (26#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_regs.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_top' (27#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/plic/plic_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'mem_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bmem_interface' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/bmem_interface.sv:18]
INFO: [Synth 8-6157] synthesizing module 'bmem' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/bmem.sv:19]
	Parameter BMEM_SIZE bound to: 592 - type: integer 
	Parameter BMEM_ADDR_BUS_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bmem' (28#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/bmem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'bmem_interface' (29#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/bmem_interface.sv:18]
INFO: [Synth 8-6157] synthesizing module 'icache_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:82]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:174]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:174]
INFO: [Synth 8-6157] synthesizing module 'icache_data_ram' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_data_ram.sv:17]
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icache_data_ram' (30#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_data_ram.sv:17]
INFO: [Synth 8-6157] synthesizing module 'icache_tag_ram' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_tag_ram.sv:17]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icache_tag_ram' (31#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_tag_ram.sv:17]
WARNING: [Synth 8-6014] Unused sequential element icache2if_ack_ff_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:137]
WARNING: [Synth 8-6014] Unused sequential element icache2if_data_ff_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:145]
WARNING: [Synth 8-87] always_comb on 'icache2mem_reg[kill]' did not result in combinational logic [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'icache_top' (32#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_top.sv:18]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_controller' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_controller.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_controller.sv:106]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_controller.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_controller' (33#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_controller.sv:18]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_datapath' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:95]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:116]
INFO: [Synth 8-6157] synthesizing module 'dcache_data_ram' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/dcache_data_ram.sv:16]
	Parameter NUM_COL bound to: 16 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dcache_data_ram' (34#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/dcache_data_ram.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dcache_tag_ram' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/dcache_tag_ram.sv:16]
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dcache_tag_ram' (35#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/dcache_tag_ram.sv:16]
WARNING: [Synth 8-6014] Unused sequential element dcache2lsummu_data_ff_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_datapath' (36#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_top' (37#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/wb_dcache/wb_dcache_top.sv:18]
WARNING: [Synth 8-6014] Unused sequential element lsummu2dcache_ff_reg[addr] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element lsummu2dcache_ff_reg[w_data] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element lsummu2dcache_ff_reg[sel_byte] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element lsummu2dcache_ff_reg[w_en] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element lsummu2dcache_ff_reg[req] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'mem_top' (38#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/mem_top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_controller.sv:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'spi_slave_sel_reg' and it is trimmed from '2' to '1' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_controller.sv:250]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (39#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_controller.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_datapath' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_datapath.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_fifo.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo' (40#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_fifo.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_datapath' (41#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_datapath.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_regs' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_regs.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_regs' (42#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_regs.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (43#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_top.sv:20]
WARNING: [Synth 8-3848] Net lsu_flush in module/entity soc_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/soc_top.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (44#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/soc_top.sv:25]
WARNING: [Synth 8-7023] instance 'st' of module 'soc_top' has 16 connections declared, but only 12 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:108]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/synth/nexys_shell.v:13]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell_mig_7series_0_0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell_mig_7series_0_0_mig' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 4 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 4000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 19 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 134217728 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:215]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (45#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (46#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (47#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (48#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (49#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 19 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 1000 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2000 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 4000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 64000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 16000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 8000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 16.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 8.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 1064 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 1063 - type: integer 
	Parameter QCNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 19.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 38.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (50#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (51#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (52#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (53#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (54#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 3630 - type: integer 
	Parameter CWL_T bound to: 3 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter nCL bound to: 4 - type: integer 
	Parameter nCWL bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 4 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRAS bound to: 10 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nRFC bound to: 32 - type: integer 
	Parameter nWR_CK bound to: 4 - type: integer 
	Parameter nWR bound to: 4 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 3 - type: integer 
	Parameter nWTR_CK bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter nRTP_CK bound to: 2 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CWL_M bound to: 3 - type: integer 
	Parameter CL_M bound to: 4 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 12 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 12 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 3 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 12 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 3 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -5 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 9 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (55#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (56#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 12 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (57#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (57#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (58#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (59#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 10 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRFC bound to: 32 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 4 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nWTP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (60#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (61#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (62#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (63#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 32 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 8 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (64#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 10 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 3 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 10 - type: integer 
	Parameter nRCD bound to: 4 - type: integer 
	Parameter nWR bound to: 4 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (64#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (65#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (66#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (67#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (68#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (69#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (70#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (71#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 3 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.244600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 0.680400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 3 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (72#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46291]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (73#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46291]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36753]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (74#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36753]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36330]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (75#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36330]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (76#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (76#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 4000 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 4000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2000.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1060.350000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1085.600000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 680.200000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1765.800000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 15.625000 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 2234.200000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 15.625000 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 984.375000 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1060.350000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1765.800000 - type: float 
	Parameter PO_DELAY bound to: 2703.300000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2260 - type: integer 
	Parameter PO_DELAY_INT bound to: 2703 - type: integer 
	Parameter PI_OFFSET bound to: 443 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 443.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 443.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 28 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (77#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (77#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 4.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 4.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (78#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:60885]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (79#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36047]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 4.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (80#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61022]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (81#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50186]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (82#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (83#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (84#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (84#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (85#1) [/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (86#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 4.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 4000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 4 - type: integer 
	Parameter nCWL bound to: 3 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 3630 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 4000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 4 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 3 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 4000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 4 - type: integer 
	Parameter nCWL bound to: 3 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 3630 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 4000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 13 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 13 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 24 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 19 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 4 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 3 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 16000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 27 - type: integer 
	Parameter C_AWID_RIGHT bound to: 57 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 149 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 27 - type: integer 
	Parameter C_ARID_RIGHT bound to: 57 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 135 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 149 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 135 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_2_memc_ui_top_axi' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:1278]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:696]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:698]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:700]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:702]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:705]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:708]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:710]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:713]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:723]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:724]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:727]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'nexys_shell_mig_7series_0_0' has 61 connections declared, but only 54 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/synth/nexys_shell.v:249]
INFO: [Synth 8-638] synthesizing module 'nexys_shell_proc_sys_reset_0_0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/synth/nexys_shell_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/synth/nexys_shell_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (128#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (129#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (130#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (131#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (132#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'nexys_shell_proc_sys_reset_0_0' (133#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/synth/nexys_shell_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'nexys_shell_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/synth/nexys_shell.v:304]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr0_0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/mtahir/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (135#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (135#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr0_0' (136#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_4cab_psr0_0' has 10 connections declared, but only 6 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/synth/bd_4cab.v:809]
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr_aclk_0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr_aclk_0' (137#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_4cab_psr_aclk_0' has 10 connections declared, but only 6 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/synth/bd_4cab.v:816]
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr_aclk1_0' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr_aclk1_0' (138#1) [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_4cab_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/synth/bd_4cab.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1HLQXK7 does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/synth/bd_4cab.v:786]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_4cab_s00tr_0' has 82 connections declared, but only 80 given [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/synth/bd_4cab.v:1731]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5280 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 165 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 165 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 165 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 165 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 165 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 165 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 165 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 165 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 165 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 165 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 165 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 165 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 165 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:337]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_arlock in module/entity top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:137]
WARNING: [Synth 8-3848] Net m_axi_awlock in module/entity top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:149]
WARNING: [Synth 8-3848] Net PWRDWN in module/entity top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:93]
WARNING: [Synth 8-3848] Net m_axi_rid in module/entity top does not have driver. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/UETRV-PCore/top.v:161]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[177]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[176]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[175]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[174]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[173]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[172]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[171]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[170]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[169]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[168]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[167]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[166]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[165]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[164]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[163]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[162]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[161]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[160]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[159]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[158]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[157]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[156]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[155]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[154]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[153]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[152]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[151]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[150]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[149]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[148]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[147]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[146]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[145]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[144]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[143]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[142]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[141]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[140]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[139]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[138]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[137]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[136]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[135]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[134]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[133]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[132]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[131]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[130]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[129]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[128]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[94]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2103.945 ; gain = 510.684 ; free physical = 2804 ; free virtual = 4421
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2121.758 ; gain = 528.496 ; free physical = 2877 ; free virtual = 4493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2121.758 ; gain = 528.496 ; free physical = 2877 ; free virtual = 4493
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'shell/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'shell/proc_sys_reset_0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'shell/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'shell/proc_sys_reset_0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'shell/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:334]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:341]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'shell/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/1-clock.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/1-clock.xdc]
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/2-pins.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/2-pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/2-pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/3-bitstream.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/3-bitstream.xdc]
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2626.086 ; gain = 0.000 ; free physical = 2319 ; free virtual = 3935
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  FDR => FDRE: 48 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2626.086 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3935
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 2626.086 ; gain = 1032.824 ; free physical = 2798 ; free virtual = 4414
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 2626.086 ; gain = 1032.824 ; free physical = 2797 ; free virtual = 4414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc, line 28).
Applied set_property DONT_TOUCH = true for shell/proc_sys_reset_0/U0. (constraint file  /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for shell. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 2626.086 ; gain = 1032.824 ; free physical = 2792 ; free virtual = 4409
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "id2exe_ctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "id2exe_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "id2exe_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "id2exe_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_satp_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcountinhibit_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycle_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycleh_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstret_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstreth_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_medeleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mideleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_scounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_wr_exc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_satp_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcountinhibit_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycle_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycleh_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstret_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstreth_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_medeleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mideleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_scounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_wr_exc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:128]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:129]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'amo'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_state_ff_reg' in module 'ptw'
INFO: [Synth 8-5544] ROM "dbus2peri" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/uart/uart.sv:358]
INFO: [Synth 8-5546] ROM "claim_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complete_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prio_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prio_th_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ie_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'icache_state_ff_reg' in module 'icache_top'
INFO: [Synth 8-802] inferred FSM for state register 'dcache_state_ff_reg' in module 'wb_dcache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'cache_arbiter_state_ff_reg' in module 'mem_top'
INFO: [Synth 8-802] inferred FSM for state register 'mem_arbiter_state_ff_reg' in module 'mem_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'spi_controller'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/peripherals/spi/spi_fifo.sv:73]
INFO: [Synth 8-5546] ROM "spi_sel_txdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_sdiv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_ckmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_csid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_csdef" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_csmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_del0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_del1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_txmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_rxmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_sel_ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4:4]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal2_done_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "r_load_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMO_IDLE |                              000 |                              000
                AMO_LOAD |                              001 |                              001
                  AMO_OP |                              010 |                              010
                  AMO_ST |                              011 |                              011
                AMO_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'amo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PTW_IDLE |                               00 |                              000
         PTW_PROCESS_PTE |                               01 |                              010
            PTW_PAGE_ERR |                               10 |                              100
       PTW_LEVEL_TWO_REQ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_state_ff_reg' using encoding 'sequential' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_TX_IDLE |                               00 |                               00
           UART_TX_START |                               01 |                               01
            UART_TX_DATA |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_RX_IDLE |                               00 |                               00
           UART_RX_START |                               01 |                               01
            UART_RX_DATA |                               10 |                               10
            UART_RX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'icache2mem_reg[kill]' [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/memory/icache/icache_top.sv:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DCACHE_IDLE |                          0000001 |                              000
      DCACHE_PROCESS_REQ |                          0000010 |                              001
       DCACHE_WRITE_BACK |                          0000100 |                              101
       DCACHE_FLUSH_NEXT |                          0001000 |                              011
            DCACHE_FLUSH |                          0010000 |                              110
       DCACHE_FLUSH_DONE |                          0100000 |                              111
         DCACHE_ALLOCATE |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcache_state_ff_reg' using encoding 'one-hot' in module 'wb_dcache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     DCACHE_ARBITER_IDLE |                               00 |                               00
      DCACHE_ARBITER_LSU |                               01 |                               01
      DCACHE_ARBITER_MMU |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_arbiter_state_ff_reg' using encoding 'sequential' in module 'mem_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SPI_ST_IDLE |                           000001 |                              000
        SPI_ST_LOAD_DATA |                           100000 |                              001
             SPI_ST_WAIT |                           010000 |                              010
            SPI_ST_TRANS |                           001000 |                              011
         SPI_ST_INTERVAL |                           000010 |                              101
       SPI_ST_TURNAROUND |                           000100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'one-hot' in module 'spi_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:33 . Memory (MB): peak = 2626.086 ; gain = 1032.824 ; free physical = 614 ; free virtual = 2252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |soc_top__GB0                                        |           1|     31829|
|2     |mem_top                                             |           1|     13075|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized2__GC0 |           1|       465|
|4     |mig_7series_v4_2_ddr_phy_4lanes__GC0                |           1|      3611|
|5     |mig_7series_v4_2_ddr_mc_phy__GC0                    |           1|        94|
|6     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0            |           1|     27576|
|7     |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|     15980|
|8     |mig_7series_v4_2_mc                                 |           1|      4673|
|9     |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|      3467|
|10    |nexys_shell_mig_7series_0_0_mig__GC0                |           1|       368|
|11    |sc_util_v1_0_4_axi_reg_stall                        |          14|      6610|
|12    |sc_exit_v1_0_8_top__GC0                             |           1|       527|
|13    |sc_mmu_v1_0_7_top__GC0                              |           1|      2358|
|14    |sc_si_converter_v1_0_8_wrap_narrow__GC0             |           1|      6857|
|15    |sc_si_converter_v1_0_8_top__GC0                     |           1|       288|
|16    |bd_4cab_s00tr_0                                     |           1|         2|
|17    |bd_4cab__GC0                                        |           1|      3511|
|18    |nexys_shell_proc_sys_reset_0_0                      |           1|       132|
|19    |top__GC0                                            |           1|      1188|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 22    
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 57    
	   3 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 48    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 55    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 26    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 47    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 3     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 92    
+---Registers : 
	             2178 Bit    Registers := 28    
	              224 Bit    Registers := 1     
	              178 Bit    Registers := 1     
	              165 Bit    Registers := 1     
	              156 Bit    Registers := 2     
	              148 Bit    Registers := 1     
	              147 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 9     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 90    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 13    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 105   
	                5 Bit    Registers := 52    
	                4 Bit    Registers := 115   
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 98    
	                1 Bit    Registers := 1973  
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 60    
	   4 Input    128 Bit        Muxes := 2     
	   6 Input    128 Bit        Muxes := 4     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 20    
	   2 Input     34 Bit        Muxes := 8     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 94    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 11    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 10    
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 9     
	   2 Input     19 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 27    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	  12 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 19    
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 159   
	   6 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 28    
	   3 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 11    
	  36 Input      6 Bit        Muxes := 1     
	  20 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 74    
	   4 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 44    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 117   
	   3 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	  10 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	  32 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 93    
	  13 Input      3 Bit        Muxes := 4     
	  20 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 13    
	  11 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 143   
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 12    
	  13 Input      2 Bit        Muxes := 3     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 5     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 903   
	   7 Input      1 Bit        Muxes := 61    
	   3 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 281   
	  10 Input      1 Bit        Muxes := 60    
	   8 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
	  13 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 60    
	  19 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module bmem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module bmem_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module icache_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
Module icache_tag_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module icache_top 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module wb_dcache_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 8     
Module dcache_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 1     
Module dcache_tag_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module wb_dcache_datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
Module mem_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	  13 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 4     
	  20 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lsu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 51    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 8     
	  33 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  36 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	  30 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 54    
	  36 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module forward_stall 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module amo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   5 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pipeline_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module itlb 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 10    
Module dtlb 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 8     
	               10 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module ptw 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
Module mmu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module dbus_interconnect 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 4     
Module clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module plic_gateway 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module plic_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module plic_target__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module plic_target 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module spi_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module spi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module spi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module spi_datapath 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module spi_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_2_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_2_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_2_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_2_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_2_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 20    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 124   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   7 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_2_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              148 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 73    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 82    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              165 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wb2axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module m_7segcon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "csr_mcycle_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcountinhibit_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycleh_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstret_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_wr_exc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mideleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_medeleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstreth_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: C+A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: C+A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/dcache_data_ram_module/genblk1[1].dcache_dataram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/dcache_data_ram_module/genblk1[1].dcache_dataram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/dcache_tag_ram_module/genblk1[1].dcache_tagram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/dcache_tag_ram_module/genblk1[1].dcache_tagram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-3332] Sequential element (icache2mem_reg[kill]) is unused and will be removed from module icache_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/plic_top_module/\plic_gateway_module/irq_src_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\rx_fifo_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][21]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][1]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][22]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][2]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][23]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][3]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][24]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][4]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][25]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][5]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][26]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][6]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][27]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][7]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][28]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][29]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][9]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][30]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][10]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][20]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][0]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/reg_fmt_ff_reg[0]' (FDRE) to 'sti_1/spi_top_module/spi_regs_module/reg_fmt_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[0]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/spi_top_module/\spi_regs_module/reg_fmt_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[1]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[2]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[4] )
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[5]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[5] )
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[6]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[6] )
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[7]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_status_ff_reg[7] )
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[8]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[9]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[9]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[10]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[10]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[11]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[11]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[12]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[12]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[13]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[13]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[14]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart_reg_baud_ff_reg[14]' (FDC) to 'sti_1/uart_module/uart_reg_baud_ff_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart_reg_baud_ff_reg[15] )
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][31]' (FDR) to 'sti_1/core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][11]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[21]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[21]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][0]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[22]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[22]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][1]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[23]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[23]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][2]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[24]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[24]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][3]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[25]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[25]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][4]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[26]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[26]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][5]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[27]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[27]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][6]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[28]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[28]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][7]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[29]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[29]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_satp_ff_reg[asid][8] )
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]' (FDCE) to 'sti_1/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][16]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][17]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][18]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][19]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][20]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][20]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][21]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][21]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][22]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][22]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][23]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][23]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][24]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][24]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][24]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][25]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][25]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][25]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][26]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][26]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][26]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][27]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][27]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][27]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][28]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][28]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][28]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/uart_module/uart2dbus_ff_reg[r_data][29]' (FDR) to 'sti_1/uart_module/uart2dbus_ff_reg[r_data][30]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][29]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][30]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/uart_module/\uart2dbus_ff_reg[r_data][30] )
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][30]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][3]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][4]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][5]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][6]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][7]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][8]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][9]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][10]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][11]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][12]' (FDR) to 'sti_1/spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][15]'
INFO: [Synth 8-3886] merging instance 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][12]' (FDR) to 'sti_1/plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/spi_top_module/\spi_regs_module/spi2dbus_ff_reg[r_data][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/plic_top_module/\plic_regs_module/plic2dbus_ff_reg[r_data][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_stvec_ff_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mtvec_ff_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[uart] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_scause_ff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/\core_top_module/pipeline_top_module /csr_module/\csr_mcause_ff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/plic_top_module/\genblk1[1].plic_target_module/irq_idx_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sti_1/plic_top_module/\genblk1[0].plic_target_module/irq_idx_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/\u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\fine_delay_mod1[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\FSM_onehot_cal1_state_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (shell/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[25]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_sz_r1_reg )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\gen_thread_loop[0].r_shelf_reg[0][146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/insti_0/\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shell/smartconnect_0/insti_0/\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\_7seg_disp_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\m_7segcon/r_sg_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:15 ; elapsed = 00:07:18 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 729 ; free virtual = 2198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------------+---------------+----------------+
|Module Name                   | RTL Object       | Depth x Width | Implemented As | 
+------------------------------+------------------+---------------+----------------+
|bmem                          | bmem             | 1024x32       | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out          | 256x18        | LUT            | 
|bmem_interface                | bmem_module/bmem | 1024x32       | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out          | 256x18        | LUT            | 
+------------------------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache_tag_ram:                       | icache_tagram_reg                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\st/mem_top_module /icache_top_module | icache_data_ram_module/genblk1[1].icache_dataram_reg | 2 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 7      | 
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+
|Module Name                                                                                                                                                                                        | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives        | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+
|\st/mem_top_module /wb_dcache_top_module                                                                                                                                                           | wb_dcache_datapath_module/dcache_data_ram_module/genblk1[1].dcache_dataram_reg        | Implied        | 512 x 128            | RAM256X1S x 256   | 
|\st/mem_top_module /wb_dcache_top_module                                                                                                                                                           | wb_dcache_datapath_module/dcache_tag_ram_module/genblk1[1].dcache_tagram_reg          | Implied        | 512 x 32             | RAM256X1S x 64    | 
|shell/mig_7series_0                                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 23              | RAM32M x 4        | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 165             | RAM32M x 28       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 178             | RAM32M x 30       | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|muldiv      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|muldiv      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_0/icache_tag_ram_module/icache_tagram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_0/icache_tag_ram_module/icache_tagram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/i_1/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |soc_top__GB0                                        |           1|     22219|
|2     |mem_top                                             |           1|      4291|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized2__GC0 |           1|       319|
|4     |mig_7series_v4_2_ddr_phy_4lanes__GC0                |           1|      2223|
|5     |mig_7series_v4_2_ddr_mc_phy__GC0                    |           1|        16|
|6     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0            |           1|       303|
|7     |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|      8453|
|8     |mig_7series_v4_2_mc                                 |           1|      2576|
|9     |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|      2846|
|10    |nexys_shell_mig_7series_0_0_mig__GC0                |           1|       302|
|11    |sc_util_v1_0_4_axi_reg_stall                        |           2|       292|
|12    |sc_exit_v1_0_8_top__GC0                             |           1|       271|
|13    |sc_mmu_v1_0_7_top__GC0                              |           1|       562|
|14    |sc_si_converter_v1_0_8_wrap_narrow__GC0             |           1|      3100|
|15    |sc_si_converter_v1_0_8_top__GC0                     |           1|       145|
|16    |bd_4cab__GC0                                        |           1|      2970|
|17    |nexys_shell_proc_sys_reset_0_0                      |           1|       112|
|18    |top__GC0                                            |           1|       293|
|19    |sc_util_v1_0_4_axi_reg_stall__1                     |           2|       772|
|20    |sc_util_v1_0_4_axi_reg_stall__2                     |           1|       702|
|21    |sc_util_v1_0_4_axi_reg_stall__3                     |           1|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__4                     |           2|       334|
|23    |sc_util_v1_0_4_axi_reg_stall__5                     |           2|       332|
|24    |sc_util_v1_0_4_axi_reg_stall__6                     |           1|       702|
|25    |sc_util_v1_0_4_axi_reg_stall__7                     |           1|        57|
|26    |sc_util_v1_0_4_axi_reg_stall__8                     |           2|       397|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 347 of /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc. [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:347]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:25 ; elapsed = 00:07:28 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 613 ; free virtual = 2082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:32 ; elapsed = 00:07:35 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 567 ; free virtual = 2038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache_tag_ram:                       | icache_tagram_reg                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\st/mem_top_module /icache_top_module | icache_data_ram_module/genblk1[1].icache_dataram_reg | 2 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 7      | 
+--------------------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+
|Module Name                                                                                                                                                                                        | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives        | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+
|\st/mem_top_module /wb_dcache_top_module                                                                                                                                                           | wb_dcache_datapath_module/dcache_data_ram_module/genblk1[1].dcache_dataram_reg        | Implied        | 512 x 128            | RAM256X1S x 256   | 
|\st/mem_top_module /wb_dcache_top_module                                                                                                                                                           | wb_dcache_datapath_module/dcache_tag_ram_module/genblk1[1].dcache_tagram_reg          | Implied        | 512 x 32             | RAM256X1S x 64    | 
|shell/mig_7series_0                                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14       | 
|shell/mig_7series_0                                                                                                                                                                                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 23              | RAM32M x 4        | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 165             | RAM32M x 28       | 
|shell/smartconnect_0/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 178             | RAM32M x 30       | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |soc_top__GB0                                        |           1|     22219|
|2     |mem_top                                             |           1|      4291|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized2__GC0 |           1|       319|
|4     |mig_7series_v4_2_ddr_phy_4lanes__GC0                |           1|      2223|
|5     |mig_7series_v4_2_ddr_mc_phy__GC0                    |           1|        16|
|6     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0            |           1|       303|
|7     |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|      8453|
|8     |mig_7series_v4_2_mc                                 |           1|      2576|
|9     |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|      2846|
|10    |nexys_shell_mig_7series_0_0_mig__GC0                |           1|       302|
|11    |sc_util_v1_0_4_axi_reg_stall                        |           2|       292|
|12    |sc_exit_v1_0_8_top__GC0                             |           1|       271|
|13    |sc_mmu_v1_0_7_top__GC0                              |           1|       562|
|14    |sc_si_converter_v1_0_8_wrap_narrow__GC0             |           1|      3100|
|15    |sc_si_converter_v1_0_8_top__GC0                     |           1|       145|
|16    |bd_4cab__GC0                                        |           1|      2970|
|17    |nexys_shell_proc_sys_reset_0_0                      |           1|       112|
|18    |top__GC0                                            |           1|       293|
|19    |sc_util_v1_0_4_axi_reg_stall__1                     |           2|       772|
|20    |sc_util_v1_0_4_axi_reg_stall__2                     |           1|       702|
|21    |sc_util_v1_0_4_axi_reg_stall__3                     |           1|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__4                     |           2|       334|
|23    |sc_util_v1_0_4_axi_reg_stall__5                     |           2|       332|
|24    |sc_util_v1_0_4_axi_reg_stall__6                     |           1|       702|
|25    |sc_util_v1_0_4_axi_reg_stall__7                     |           1|        57|
|26    |sc_util_v1_0_4_axi_reg_stall__8                     |           2|       397|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances shell/smartconnect_0/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and shell/smartconnect_0/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/imports/rtl/core/pipeline/muldiv.sv:98]
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_tag_ram_module/icache_tagram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_tag_ram_module/icache_tagram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:53 ; elapsed = 00:07:57 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 588 ; free virtual = 2064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 474 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_clk_sync_rst. Fanout reduced from 710 to 45 by creating 15 replicas.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin shell:m_axi_arlock[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin shell:m_axi_awlock[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:56 ; elapsed = 00:08:00 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 589 ; free virtual = 2064
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:57 ; elapsed = 00:08:00 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 588 ; free virtual = 2064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:03 ; elapsed = 00:08:06 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 587 ; free virtual = 2063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:03 ; elapsed = 00:08:07 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 588 ; free virtual = 2062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:04 ; elapsed = 00:08:07 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 587 ; free virtual = 2061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:04 ; elapsed = 00:08:08 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 587 ; free virtual = 2062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 129    | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BUFG                  |     4|
|2     |BUFH                  |     1|
|3     |BUFIO                 |     1|
|4     |CARRY4                |   358|
|5     |DSP48E1               |     5|
|6     |DSP48E1_1             |     2|
|7     |IDELAYCTRL            |     1|
|8     |IDELAYE2              |    16|
|9     |IN_FIFO               |     2|
|10    |ISERDESE2             |    16|
|11    |LUT1                  |   659|
|12    |LUT2                  |  1582|
|13    |LUT3                  |  2884|
|14    |LUT4                  |  2153|
|15    |LUT5                  |  2677|
|16    |LUT6                  |  4771|
|17    |MMCME2_ADV            |     1|
|18    |MUXF7                 |   405|
|19    |MUXF8                 |    45|
|20    |ODDR                  |     5|
|21    |OSERDESE2             |    22|
|22    |OSERDESE2_1           |     2|
|23    |OSERDESE2_2           |    18|
|24    |OUT_FIFO              |     2|
|25    |OUT_FIFO_1            |     2|
|26    |PHASER_IN_PHY         |     2|
|27    |PHASER_OUT_PHY        |     2|
|28    |PHASER_OUT_PHY_1      |     2|
|29    |PHASER_REF            |     1|
|30    |PHY_CONTROL           |     1|
|31    |PLLE2_ADV             |     1|
|32    |PLLE2_BASE            |     1|
|33    |RAM256X1S             |   298|
|34    |RAM32M                |   218|
|35    |RAMB18E1              |     1|
|36    |RAMB36E1              |     9|
|37    |SRL16                 |     4|
|38    |SRL16E                |   104|
|39    |SRLC32E               |   408|
|40    |XADC                  |     1|
|41    |FDCE                  |  1705|
|42    |FDPE                  |    78|
|43    |FDR                   |    28|
|44    |FDRE                  | 10314|
|45    |FDSE                  |   179|
|46    |IBUF                  |     3|
|47    |IOBUFDS_INTERMDISABLE |     2|
|48    |IOBUF_INTERMDISABLE   |    16|
|49    |OBUF                  |    39|
|50    |OBUFDS                |     1|
|51    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                                 |                                                       | 29054|
|2     |  shell                                                                                             |nexys_shell                                            | 16253|
|3     |    mig_7series_0                                                                                   |nexys_shell_mig_7series_0_0                            |  8986|
|4     |      u_nexys_shell_mig_7series_0_0_mig                                                             |nexys_shell_mig_7series_0_0_mig                        |  8984|
|5     |        \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_2_tempmon                               |   169|
|6     |        u_ddr2_clk_ibuf                                                                             |mig_7series_v4_2_clk_ibuf                              |     0|
|7     |        u_ddr2_infrastructure                                                                       |mig_7series_v4_2_infrastructure                        |    86|
|8     |        u_iodelay_ctrl                                                                              |mig_7series_v4_2_iodelay_ctrl                          |    18|
|9     |        u_memc_ui_top_axi                                                                           |mig_7series_v4_2_memc_ui_top_axi                       |  8711|
|10    |          mem_intfc0                                                                                |mig_7series_v4_2_mem_intfc                             |  6554|
|11    |            ddr_phy_top0                                                                            |mig_7series_v4_2_ddr_phy_top                           |  5433|
|12    |              u_ddr_calib_top                                                                       |mig_7series_v4_2_ddr_calib_top                         |  4308|
|13    |                \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_2_ddr_phy_rdlvl                         |  1581|
|14    |                ddr_phy_tempmon_0                                                                   |mig_7series_v4_2_ddr_phy_tempmon                       |   677|
|15    |                \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                      |mig_7series_v4_2_ddr_phy_dqs_found_cal_hr              |   270|
|16    |                \mb_wrlvl_off.u_phy_wrlvl_off_delay                                                 |mig_7series_v4_2_ddr_phy_wrlvl_off_delay               |    74|
|17    |                u_ddr_phy_init                                                                      |mig_7series_v4_2_ddr_phy_init                          |  1196|
|18    |                u_ddr_phy_wrcal                                                                     |mig_7series_v4_2_ddr_phy_wrcal                         |   460|
|19    |              u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_2_ddr_mc_phy_wrapper                    |  1125|
|20    |                \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_2_ddr_of_pre_fifo                       |     7|
|21    |                \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0       |     7|
|22    |                \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_410   |     7|
|23    |                u_ddr_mc_phy                                                                        |mig_7series_v4_2_ddr_mc_phy                            |  1038|
|24    |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes                        |  1021|
|25    |                    \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane                         |   460|
|26    |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io                     |    28|
|27    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_413                  |   247|
|28    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_414   |   103|
|29    |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0         |   109|
|30    |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0     |    12|
|31    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_412   |    93|
|32    |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1         |   317|
|33    |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1     |    32|
|34    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo                      |   110|
|35    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_411   |   102|
|36    |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2         |   111|
|37    |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized2     |    10|
|38    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1       |    97|
|39    |            mc0                                                                                     |mig_7series_v4_2_mc                                    |  1121|
|40    |              bank_mach0                                                                            |mig_7series_v4_2_bank_mach                             |   851|
|41    |                arb_mux0                                                                            |mig_7series_v4_2_arb_mux                               |   223|
|42    |                  arb_row_col0                                                                      |mig_7series_v4_2_arb_row_col                           |   221|
|43    |                    col_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1       |    84|
|44    |                    \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_408   |    54|
|45    |                    row_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_409   |    69|
|46    |                  arb_select0                                                                       |mig_7series_v4_2_arb_select                            |     2|
|47    |                \bank_cntrl[0].bank0                                                                |mig_7series_v4_2_bank_cntrl                            |   146|
|48    |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_407                      |    43|
|49    |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue                            |    66|
|50    |                  bank_state0                                                                       |mig_7series_v4_2_bank_state                            |    37|
|51    |                \bank_cntrl[1].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized0            |   139|
|52    |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_406                      |    51|
|53    |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized0            |    48|
|54    |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized0            |    40|
|55    |                \bank_cntrl[2].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized1            |   146|
|56    |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_405                      |    49|
|57    |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized1            |    52|
|58    |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized1            |    45|
|59    |                \bank_cntrl[3].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized2            |   140|
|60    |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare                          |    47|
|61    |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized2            |    55|
|62    |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized2            |    38|
|63    |                bank_common0                                                                        |mig_7series_v4_2_bank_common                           |    57|
|64    |              col_mach0                                                                             |mig_7series_v4_2_col_mach                              |    34|
|65    |              rank_mach0                                                                            |mig_7series_v4_2_rank_mach                             |    60|
|66    |                \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_2_rank_cntrl                            |    25|
|67    |                rank_common0                                                                        |mig_7series_v4_2_rank_common                           |    35|
|68    |          u_axi_mc                                                                                  |mig_7series_v4_2_axi_mc                                |  1437|
|69    |            axi_mc_ar_channel_0                                                                     |mig_7series_v4_2_axi_mc_ar_channel                     |   267|
|70    |              ar_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_cmd_fsm                        |   121|
|71    |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |    98|
|72    |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0       |    82|
|73    |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0       |    16|
|74    |            axi_mc_aw_channel_0                                                                     |mig_7series_v4_2_axi_mc_aw_channel                     |   270|
|75    |              aw_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_wr_cmd_fsm                     |   126|
|76    |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator                 |    99|
|77    |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd                       |    81|
|78    |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd                       |    18|
|79    |            axi_mc_b_channel_0                                                                      |mig_7series_v4_2_axi_mc_b_channel                      |    24|
|80    |              bid_fifo_0                                                                            |mig_7series_v4_2_axi_mc_fifo                           |    18|
|81    |            axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_2_axi_mc_cmd_arbiter                    |    98|
|82    |            axi_mc_r_channel_0                                                                      |mig_7series_v4_2_axi_mc_r_channel                      |   189|
|83    |              rd_data_fifo_0                                                                        |mig_7series_v4_2_axi_mc_fifo__parameterized0           |   149|
|84    |              transaction_fifo_0                                                                    |mig_7series_v4_2_axi_mc_fifo__parameterized1           |    28|
|85    |            axi_mc_w_channel_0                                                                      |mig_7series_v4_2_axi_mc_w_channel                      |   586|
|86    |          u_ui_top                                                                                  |mig_7series_v4_2_ui_top                                |   718|
|87    |            ui_cmd0                                                                                 |mig_7series_v4_2_ui_cmd                                |    99|
|88    |            ui_rd_data0                                                                             |mig_7series_v4_2_ui_rd_data                            |    27|
|89    |            ui_wr_data0                                                                             |mig_7series_v4_2_ui_wr_data                            |   592|
|90    |    proc_sys_reset_0                                                                                |nexys_shell_proc_sys_reset_0_0                         |    66|
|91    |      U0                                                                                            |proc_sys_reset                                         |    66|
|92    |        EXT_LPF                                                                                     |lpf                                                    |    23|
|93    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_403                                           |     6|
|94    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_404                                           |     6|
|95    |        SEQ                                                                                         |sequence_psr_401                                       |    38|
|96    |          SEQ_COUNTER                                                                               |upcnt_n_402                                            |    13|
|97    |    smartconnect_0                                                                                  |nexys_shell_smartconnect_0_0                           |  7201|
|98    |      inst                                                                                          |bd_4cab                                                |  7201|
|99    |        clk_map                                                                                     |clk_map_imp_1HLQXK7                                    |   140|
|100   |          psr0                                                                                      |bd_4cab_psr0_0                                         |    41|
|101   |            U0                                                                                      |proc_sys_reset__parameterized1_396                     |    41|
|102   |              EXT_LPF                                                                               |lpf__parameterized0_397                                |     9|
|103   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_400                                           |     4|
|104   |              SEQ                                                                                   |sequence_psr_398                                       |    31|
|105   |                SEQ_COUNTER                                                                         |upcnt_n_399                                            |    13|
|106   |          psr_aclk                                                                                  |bd_4cab_psr_aclk_0                                     |    50|
|107   |            U0                                                                                      |proc_sys_reset__parameterized1_390                     |    50|
|108   |              EXT_LPF                                                                               |lpf__parameterized0_391                                |    18|
|109   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_394                                           |     5|
|110   |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_395                                           |     5|
|111   |              SEQ                                                                                   |sequence_psr_392                                       |    31|
|112   |                SEQ_COUNTER                                                                         |upcnt_n_393                                            |    13|
|113   |          psr_aclk1                                                                                 |bd_4cab_psr_aclk1_0                                    |    49|
|114   |            U0                                                                                      |proc_sys_reset__parameterized1                         |    49|
|115   |              EXT_LPF                                                                               |lpf__parameterized0                                    |    17|
|116   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                               |     4|
|117   |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_389                                           |     5|
|118   |              SEQ                                                                                   |sequence_psr                                           |    31|
|119   |                SEQ_COUNTER                                                                         |upcnt_n                                                |    13|
|120   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_FZJHKS                           |  1324|
|121   |          m00_exit                                                                                  |bd_4cab_m00e_0                                         |  1324|
|122   |            inst                                                                                    |sc_exit_v1_0_8_top                                     |  1324|
|123   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_368                       |   169|
|124   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_369                       |   168|
|125   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_370                       |    19|
|126   |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                    |   112|
|127   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                       |    83|
|128   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_374                             |     2|
|129   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_375                             |     2|
|130   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_376                             |     2|
|131   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_377                             |     2|
|132   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_378                             |     2|
|133   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_379                             |     3|
|134   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_380                             |     2|
|135   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_381                             |     2|
|136   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_382                             |     2|
|137   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_383                             |     2|
|138   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_384                             |     2|
|139   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_385                             |     2|
|140   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_386                             |     2|
|141   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_387                             |     2|
|142   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_388                             |     2|
|143   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0       |    28|
|144   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_373                             |     3|
|145   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_371                       |   407|
|146   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_372                       |   446|
|147   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1FT2EGV                         |  4198|
|148   |          s00_mmu                                                                                   |bd_4cab_s00mmu_0                                       |  1870|
|149   |            inst                                                                                    |sc_mmu_v1_0_7_top                                      |  1870|
|150   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_361                       |   187|
|151   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_362                       |   192|
|152   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_363                       |   188|
|153   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_364                       |   195|
|154   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_365                       |    24|
|155   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                             |    55|
|156   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_366                       |   540|
|157   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_367                       |   452|
|158   |          s00_si_converter                                                                          |bd_4cab_s00sic_0                                       |  2328|
|159   |            inst                                                                                    |sc_si_converter_v1_0_8_top                             |  2328|
|160   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow                     |  2240|
|161   |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                           |   241|
|162   |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_32                        |   239|
|163   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1       |   132|
|164   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_338                             |     2|
|165   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_339                             |     2|
|166   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_340                             |     2|
|167   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_341                             |     2|
|168   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_342                             |     2|
|169   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_343                             |     2|
|170   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_344                             |     2|
|171   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_345                             |     2|
|172   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_346                             |     3|
|173   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_347                             |     3|
|174   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_348                             |     4|
|175   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_349                             |     2|
|176   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_350                             |     3|
|177   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_351                             |     3|
|178   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_352                             |     4|
|179   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_353                             |     2|
|180   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_354                             |     2|
|181   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_355                             |     2|
|182   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_356                             |     2|
|183   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_357                             |     2|
|184   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_358                             |     2|
|185   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_359                             |     2|
|186   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_360                             |     2|
|187   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo                     |   555|
|188   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_199   |    91|
|189   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_330                             |     8|
|190   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_331                             |     4|
|191   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_332                             |     5|
|192   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_333                             |     5|
|193   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_334                             |     5|
|194   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_335                             |     4|
|195   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_336                             |     4|
|196   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_337                             |     4|
|197   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_200             |     1|
|198   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_201             |     1|
|199   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_202             |     1|
|200   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_203             |     1|
|201   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_204             |     1|
|202   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_205             |     1|
|203   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_206             |     1|
|204   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_207             |     1|
|205   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_208             |     1|
|206   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_209             |     1|
|207   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_210             |     1|
|208   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_211             |     1|
|209   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_212             |     1|
|210   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_213             |     1|
|211   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_214             |     1|
|212   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_215             |     1|
|213   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_216             |     1|
|214   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_217             |     1|
|215   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_218             |     1|
|216   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_219             |     1|
|217   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_220             |     1|
|218   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_221             |     1|
|219   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_222             |     1|
|220   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_223             |     1|
|221   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_224             |     1|
|222   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_225             |     1|
|223   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_226             |     1|
|224   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_227             |     1|
|225   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_228             |     1|
|226   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_229             |     1|
|227   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_230             |     1|
|228   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_231             |     1|
|229   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_232             |     1|
|230   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_233             |     1|
|231   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_234             |     1|
|232   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_235             |     1|
|233   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_236             |     1|
|234   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_237             |     1|
|235   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_238             |     1|
|236   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_239             |     1|
|237   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_240             |     1|
|238   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_241             |     1|
|239   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_242             |     1|
|240   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_243             |     1|
|241   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_244             |     1|
|242   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_245             |     7|
|243   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_246             |     2|
|244   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_247             |     1|
|245   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_248             |     1|
|246   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_249             |     1|
|247   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_250             |     1|
|248   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_251             |     1|
|249   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_252             |     1|
|250   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_253             |     1|
|251   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_254             |     1|
|252   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_255             |     1|
|253   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_256             |     1|
|254   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_257             |     1|
|255   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_258             |     1|
|256   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_259             |     1|
|257   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_260             |     1|
|258   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_261             |     1|
|259   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_262             |     1|
|260   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_263             |     1|
|261   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_264             |     1|
|262   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_265             |     1|
|263   |                  \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_266             |     1|
|264   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_267             |     1|
|265   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_268             |     1|
|266   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_269             |     1|
|267   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_270             |     1|
|268   |                  \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_271             |     1|
|269   |                  \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_272             |     1|
|270   |                  \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_273             |     1|
|271   |                  \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_274             |     1|
|272   |                  \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_275             |     1|
|273   |                  \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_276             |     1|
|274   |                  \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_277             |     1|
|275   |                  \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_278             |     1|
|276   |                  \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_279             |     1|
|277   |                  \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_280             |     1|
|278   |                  \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_281             |     1|
|279   |                  \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_282             |     1|
|280   |                  \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_283             |     1|
|281   |                  \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_284             |     1|
|282   |                  \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_285             |     1|
|283   |                  \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_286             |     1|
|284   |                  \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_287             |     1|
|285   |                  \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_288             |     1|
|286   |                  \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_289             |     1|
|287   |                  \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_290             |     1|
|288   |                  \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_291             |     1|
|289   |                  \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_292             |     1|
|290   |                  \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_293             |     1|
|291   |                  \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_294             |     1|
|292   |                  \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_295             |     1|
|293   |                  \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_296             |     1|
|294   |                  \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_297             |     1|
|295   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_298             |     1|
|296   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_299             |     1|
|297   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_300             |     1|
|298   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_301             |     1|
|299   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_302             |     1|
|300   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_303             |     1|
|301   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_304             |     1|
|302   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_305             |     1|
|303   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_306             |     1|
|304   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_307             |     1|
|305   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_308             |     1|
|306   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_309             |     1|
|307   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_310             |     1|
|308   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_311             |     1|
|309   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_312             |     1|
|310   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_313             |     1|
|311   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_314             |     1|
|312   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_315             |     1|
|313   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_316             |     1|
|314   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_317             |     1|
|315   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_318             |     1|
|316   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_319             |     1|
|317   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_320             |     1|
|318   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_321             |     1|
|319   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_322             |     1|
|320   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_323             |     1|
|321   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_324             |     1|
|322   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_325             |     1|
|323   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_326             |     1|
|324   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_327             |     1|
|325   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_328             |     1|
|326   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_329             |     1|
|327   |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3       |   196|
|328   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_184                             |     2|
|329   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_185                             |     2|
|330   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_186                             |     4|
|331   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_187                             |     3|
|332   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_188                             |     3|
|333   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_189                             |     4|
|334   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_190                             |     2|
|335   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_191                             |     2|
|336   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_192                             |     2|
|337   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_193                             |     2|
|338   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_194                             |     2|
|339   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_195                             |     2|
|340   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_196                             |     2|
|341   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_197                             |     2|
|342   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_198                             |     2|
|343   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_8_offset_fifo__parameterized0     |   488|
|344   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2       |    92|
|345   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_176                             |     8|
|346   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_177                             |     4|
|347   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_178                             |     5|
|348   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_179                             |     5|
|349   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_180                             |     5|
|350   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_181                             |     4|
|351   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_182                             |     4|
|352   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_183                             |     4|
|353   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                 |     1|
|354   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_33              |     1|
|355   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_34              |     1|
|356   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_35              |     1|
|357   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_36              |     1|
|358   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_37              |     1|
|359   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_38              |     1|
|360   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_39              |     1|
|361   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_40              |     1|
|362   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_41              |     1|
|363   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_42              |     1|
|364   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_43              |     1|
|365   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_44              |     1|
|366   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_45              |     1|
|367   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_46              |     1|
|368   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_47              |     1|
|369   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_48              |     1|
|370   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_49              |     1|
|371   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_50              |     1|
|372   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_51              |     1|
|373   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_52              |     1|
|374   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_53              |     1|
|375   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_54              |     1|
|376   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_55              |     1|
|377   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_56              |     1|
|378   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_57              |     1|
|379   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_58              |     1|
|380   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_59              |     1|
|381   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_60              |     1|
|382   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_61              |     1|
|383   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_62              |     1|
|384   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_63              |     1|
|385   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_64              |     1|
|386   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_65              |     1|
|387   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_66              |     1|
|388   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_67              |     1|
|389   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_68              |     1|
|390   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_69              |     1|
|391   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_70              |     1|
|392   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_71              |     1|
|393   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_72              |     1|
|394   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_73              |     1|
|395   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_74              |     1|
|396   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_75              |     1|
|397   |                  \gen_srls[144].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_76              |     1|
|398   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_77              |     1|
|399   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_78              |     1|
|400   |                  \gen_srls[147].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_79              |     1|
|401   |                  \gen_srls[148].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_80              |     1|
|402   |                  \gen_srls[149].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_81              |     1|
|403   |                  \gen_srls[150].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_82              |     1|
|404   |                  \gen_srls[151].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_83              |     1|
|405   |                  \gen_srls[152].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_84              |     1|
|406   |                  \gen_srls[153].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_85              |     1|
|407   |                  \gen_srls[154].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_86              |     1|
|408   |                  \gen_srls[155].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_87              |     1|
|409   |                  \gen_srls[156].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_88              |     1|
|410   |                  \gen_srls[157].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_89              |     1|
|411   |                  \gen_srls[158].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_90              |     1|
|412   |                  \gen_srls[159].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_91              |     1|
|413   |                  \gen_srls[160].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_92              |     1|
|414   |                  \gen_srls[161].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_93              |     1|
|415   |                  \gen_srls[162].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_94              |     1|
|416   |                  \gen_srls[163].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_95              |     1|
|417   |                  \gen_srls[164].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_96              |     1|
|418   |                  \gen_srls[165].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_97              |     1|
|419   |                  \gen_srls[166].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_98              |     1|
|420   |                  \gen_srls[167].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_99              |     1|
|421   |                  \gen_srls[168].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_100             |     1|
|422   |                  \gen_srls[169].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_101             |     1|
|423   |                  \gen_srls[170].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_102             |     1|
|424   |                  \gen_srls[171].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_103             |     1|
|425   |                  \gen_srls[172].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_104             |     1|
|426   |                  \gen_srls[173].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_105             |     1|
|427   |                  \gen_srls[174].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_106             |     1|
|428   |                  \gen_srls[175].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_107             |     1|
|429   |                  \gen_srls[176].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_108             |     1|
|430   |                  \gen_srls[177].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_109             |     1|
|431   |                  \gen_srls[178].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_110             |     1|
|432   |                  \gen_srls[179].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_111             |     1|
|433   |                  \gen_srls[180].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_112             |     1|
|434   |                  \gen_srls[181].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_113             |     1|
|435   |                  \gen_srls[182].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_114             |     1|
|436   |                  \gen_srls[183].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_115             |     1|
|437   |                  \gen_srls[184].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_116             |     1|
|438   |                  \gen_srls[185].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_117             |     1|
|439   |                  \gen_srls[186].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_118             |     1|
|440   |                  \gen_srls[187].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_119             |     1|
|441   |                  \gen_srls[188].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_120             |     1|
|442   |                  \gen_srls[189].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_121             |     1|
|443   |                  \gen_srls[190].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_122             |     1|
|444   |                  \gen_srls[191].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_123             |     1|
|445   |                  \gen_srls[192].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_124             |     1|
|446   |                  \gen_srls[193].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_125             |     1|
|447   |                  \gen_srls[194].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_126             |     1|
|448   |                  \gen_srls[195].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_127             |     1|
|449   |                  \gen_srls[196].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_128             |     1|
|450   |                  \gen_srls[197].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_129             |     1|
|451   |                  \gen_srls[198].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_130             |     1|
|452   |                  \gen_srls[199].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_131             |     1|
|453   |                  \gen_srls[200].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_132             |     1|
|454   |                  \gen_srls[201].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_133             |     1|
|455   |                  \gen_srls[202].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_134             |     1|
|456   |                  \gen_srls[203].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_135             |     1|
|457   |                  \gen_srls[204].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_136             |     1|
|458   |                  \gen_srls[205].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_137             |     1|
|459   |                  \gen_srls[206].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_138             |     1|
|460   |                  \gen_srls[207].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_139             |     1|
|461   |                  \gen_srls[208].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_140             |     1|
|462   |                  \gen_srls[209].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_141             |     1|
|463   |                  \gen_srls[210].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_142             |     1|
|464   |                  \gen_srls[211].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_143             |     1|
|465   |                  \gen_srls[212].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_144             |     1|
|466   |                  \gen_srls[213].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_145             |     1|
|467   |                  \gen_srls[214].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_146             |     1|
|468   |                  \gen_srls[215].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_147             |     1|
|469   |                  \gen_srls[216].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_148             |     1|
|470   |                  \gen_srls[217].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_149             |     1|
|471   |                  \gen_srls[218].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_150             |     1|
|472   |                  \gen_srls[219].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_151             |     1|
|473   |                  \gen_srls[220].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_152             |     1|
|474   |                  \gen_srls[221].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_153             |     1|
|475   |                  \gen_srls[222].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_154             |     1|
|476   |                  \gen_srls[223].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_155             |     7|
|477   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_156             |     2|
|478   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_157             |     1|
|479   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_158             |     1|
|480   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_159             |     1|
|481   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_160             |     1|
|482   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_161             |     1|
|483   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_162             |     1|
|484   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_163             |     1|
|485   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_164             |     1|
|486   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_165             |     1|
|487   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_166             |     1|
|488   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_167             |     1|
|489   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_168             |     1|
|490   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_169             |     1|
|491   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_170             |     1|
|492   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_171             |     1|
|493   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_172             |     1|
|494   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_173             |     1|
|495   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_174             |     1|
|496   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_175             |     1|
|497   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                        |    86|
|498   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4       |    85|
|499   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                 |     2|
|500   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_19                              |     2|
|501   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_20                              |     2|
|502   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_21                              |     2|
|503   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_22                              |     3|
|504   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_23                              |     2|
|505   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_24                              |     2|
|506   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_25                              |     2|
|507   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_26                              |     2|
|508   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_27                              |     2|
|509   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_28                              |     2|
|510   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_29                              |     2|
|511   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_30                              |     2|
|512   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_31                              |     2|
|513   |        s00_nodes                                                                                   |s00_nodes_imp_1CKLRQD                                  |  1539|
|514   |          s00_ar_node                                                                               |bd_4cab_sarn_0                                         |   331|
|515   |            inst                                                                                    |sc_node_v1_0_10_top                                    |   331|
|516   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                             |   323|
|517   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                        |   321|
|518   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1              |   321|
|519   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__18                                       |    34|
|520   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray                                           |    34|
|521   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                      |   183|
|522   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                        |   183|
|523   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_16                              |    14|
|524   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_17                              |    13|
|525   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_18              |    31|
|526   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                             |     3|
|527   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_15                             |     3|
|528   |          s00_aw_node                                                                               |bd_4cab_sawn_0                                         |   331|
|529   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                    |   331|
|530   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0             |   323|
|531   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                   |   321|
|532   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                         |   321|
|533   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__16                                       |    34|
|534   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__17                                       |    34|
|535   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                   |   183|
|536   |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                     |   183|
|537   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_12                              |    14|
|538   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_13                              |    13|
|539   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_14              |    31|
|540   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0             |     3|
|541   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_11                             |     3|
|542   |          s00_b_node                                                                                |bd_4cab_sbn_0                                          |   176|
|543   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                    |   176|
|544   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1             |   167|
|545   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                   |   165|
|546   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0         |   165|
|547   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__14                                       |    34|
|548   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__15                                       |    34|
|549   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                      |    28|
|550   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                        |    28|
|551   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_8                               |    14|
|552   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_9                               |    13|
|553   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_10              |    30|
|554   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1             |     4|
|555   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_7                              |     4|
|556   |          s00_r_node                                                                                |bd_4cab_srn_0                                          |   343|
|557   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                    |   343|
|558   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2             |   334|
|559   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                   |   332|
|560   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1         |   332|
|561   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__12                                       |    34|
|562   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__13                                       |    34|
|563   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                      |   194|
|564   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                        |   194|
|565   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_4                               |    14|
|566   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_5                               |    13|
|567   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_6               |    30|
|568   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2             |     4|
|569   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_3                              |     4|
|570   |          s00_w_node                                                                                |bd_4cab_swn_0                                          |   358|
|571   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                    |   358|
|572   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3             |   350|
|573   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                   |   348|
|574   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2         |   348|
|575   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__10                                       |    34|
|576   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__11                                       |    34|
|577   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                      |   209|
|578   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                        |   209|
|579   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                 |    14|
|580   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_2                               |    13|
|581   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                 |    31|
|582   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3             |     3|
|583   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                |     3|
|584   |  adapter                                                                                           |wb2axi                                                 |     4|
|585   |  m_7segcon                                                                                         |m_7segcon                                              |   138|
|586   |  st                                                                                                |soc_top                                                | 12587|
|587   |    clint_module                                                                                    |clint                                                  |   282|
|588   |    core_top_module                                                                                 |core_top                                               |  9132|
|589   |      mmu_module                                                                                    |mmu                                                    |   876|
|590   |        dtlb_module                                                                                 |dtlb                                                   |   470|
|591   |        itlb_module                                                                                 |itlb                                                   |   245|
|592   |        ptw_module                                                                                  |ptw                                                    |   161|
|593   |      pipeline_top_module                                                                           |pipeline_top                                           |  8252|
|594   |        amo_module                                                                                  |amo                                                    |   673|
|595   |        csr_module                                                                                  |csr                                                    |  2192|
|596   |        decode_module                                                                               |decode                                                 |  1840|
|597   |          rf_module                                                                                 |reg_file                                               |  1840|
|598   |        fetch_module                                                                                |fetch                                                  |   124|
|599   |        forward_stall_module                                                                        |forward_stall                                          |    40|
|600   |        lsu_module                                                                                  |lsu                                                    |   541|
|601   |        muldiv_module                                                                               |muldiv                                                 |  1818|
|602   |          divider_module                                                                            |divider                                                |   495|
|603   |        writeback_module                                                                            |writeback                                              |    64|
|604   |    mem_top_module                                                                                  |mem_top                                                |  2365|
|605   |      bmem_interface_module                                                                         |bmem_interface                                         |    98|
|606   |      icache_top_module                                                                             |icache_top                                             |    76|
|607   |        icache_data_ram_module                                                                      |icache_data_ram                                        |     8|
|608   |        icache_tag_ram_module                                                                       |icache_tag_ram                                         |    12|
|609   |      wb_dcache_top_module                                                                          |wb_dcache_top                                          |   784|
|610   |        wb_dcache_controller_module                                                                 |wb_dcache_controller                                   |   336|
|611   |        wb_dcache_datapath_module                                                                   |wb_dcache_datapath                                     |   448|
|612   |          dcache_data_ram_module                                                                    |dcache_data_ram                                        |   288|
|613   |          dcache_tag_ram_module                                                                     |dcache_tag_ram                                         |    92|
|614   |    plic_top_module                                                                                 |plic_top                                               |    28|
|615   |      \genblk1[0].plic_target_module                                                                |plic_target                                            |     1|
|616   |      \genblk1[1].plic_target_module                                                                |plic_target_1                                          |     1|
|617   |      plic_gateway_module                                                                           |plic_gateway                                           |     2|
|618   |      plic_regs_module                                                                              |plic_regs                                              |    24|
|619   |    spi_top_module                                                                                  |spi_top                                                |   338|
|620   |      spi_controller_module                                                                         |spi_controller                                         |   155|
|621   |      spi_datapath_module                                                                           |spi_datapath                                           |    26|
|622   |        rx_fifo                                                                                     |spi_fifo                                               |    13|
|623   |        tx_fifo                                                                                     |spi_fifo_0                                             |    13|
|624   |      spi_regs_module                                                                               |spi_regs                                               |   157|
|625   |    uart_module                                                                                     |uart                                                   |   442|
|626   |      uart_rx_module                                                                                |uart_rx                                                |   134|
|627   |      uart_tx_module                                                                                |uart_tx                                                |    89|
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:04 ; elapsed = 00:08:08 . Memory (MB): peak = 2715.078 ; gain = 1121.816 ; free physical = 588 ; free virtual = 2062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4639 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:22 ; elapsed = 00:07:39 . Memory (MB): peak = 2718.988 ; gain = 621.398 ; free physical = 2839 ; free virtual = 4313
Synthesis Optimization Complete : Time (s): cpu = 00:08:05 ; elapsed = 00:08:10 . Memory (MB): peak = 2718.988 ; gain = 1125.727 ; free physical = 2839 ; free virtual = 4313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2755.098 ; gain = 0.000 ; free physical = 2774 ; free virtual = 4250
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 568 instances were transformed.
  FDR => FDRE: 28 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 298 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 218 instances
  SRL16 => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
938 Infos, 339 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:18 ; elapsed = 00:08:22 . Memory (MB): peak = 2755.098 ; gain = 1362.910 ; free physical = 2912 ; free virtual = 4389
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.098 ; gain = 0.000 ; free physical = 2912 ; free virtual = 4389
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.109 ; gain = 24.012 ; free physical = 2905 ; free virtual = 4387
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 21:59:26 2023...
