Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 11 16:42:59 2025
| Host         : MEOW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UMSG/current_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: USCK/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UTC/UTC/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.085        0.000                      0                  134        0.200        0.000                      0                  134        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.085        0.000                      0                  134        0.200        0.000                      0                  134        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.890ns (20.526%)  route 3.446ns (79.474%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.973     9.416    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.445    14.786    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[24]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    UTC/UTC/period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.890ns (20.526%)  route 3.446ns (79.474%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.973     9.416    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.445    14.786    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[25]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    UTC/UTC/period_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.890ns (20.526%)  route 3.446ns (79.474%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.973     9.416    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.445    14.786    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[26]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    UTC/UTC/period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.890ns (20.526%)  route 3.446ns (79.474%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.973     9.416    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.445    14.786    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  UTC/UTC/period_count_reg[27]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    UTC/UTC/period_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.794%)  route 3.194ns (78.206%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.721     9.164    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[16]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    UTC/UTC/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.794%)  route 3.194ns (78.206%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.721     9.164    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[17]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    UTC/UTC/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.794%)  route 3.194ns (78.206%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.721     9.164    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[18]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    UTC/UTC/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.794%)  route 3.194ns (78.206%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.721     9.164    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  UTC/UTC/period_count_reg[19]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.498    UTC/UTC/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (22.000%)  route 3.156ns (78.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.683     9.126    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    UTC/UTC/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 UTC/UTC/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (22.000%)  route 3.156ns (78.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.559     5.080    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  UTC/UTC/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  UTC/UTC/period_count_reg[14]/Q
                         net (fo=2, routed)           1.323     6.921    UTC/UTC/period_count_reg[14]
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  UTC/UTC/period_count[0]_i_9/O
                         net (fo=1, routed)           0.434     7.479    UTC/UTC/period_count[0]_i_9_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  UTC/UTC/period_count[0]_i_5/O
                         net (fo=2, routed)           0.715     8.319    UTC/UTC/period_count[0]_i_5_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  UTC/UTC/period_count[0]_i_1/O
                         net (fo=29, routed)          0.683     9.126    UTC/UTC/period_count[0]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    UTC/UTC/period_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UMSG/current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.254ns (76.010%)  route 0.080ns (23.990%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  UMSG/current_state_reg[5]/Q
                         net (fo=9, routed)           0.080     1.684    UMSG/current_state[5]
    SLICE_X8Y29          MUXF7 (Prop_muxf7_S_O)       0.090     1.774 r  UMSG/current_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    UMSG/next_state__0[5]
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.134     1.574    UMSG/current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 USCK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USCK/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    USCK/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  USCK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  USCK/count_reg[6]/Q
                         net (fo=2, routed)           0.066     1.648    USCK/count[6]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.693 r  USCK/count[20]_i_3/O
                         net (fo=2, routed)           0.056     1.749    USCK/count[20]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  USCK/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.794    USCK/clk_out_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  USCK/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    USCK/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  USCK/clk_out_reg/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120     1.574    USCK/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UMSG/current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.365%)  route 0.143ns (40.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  UMSG/current_state_reg[5]/Q
                         net (fo=9, routed)           0.143     1.747    UMSG/current_state[5]
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.792 r  UMSG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    UMSG/current_state[2]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.092     1.566    UMSG/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 USCK/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USCK/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    USCK/clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  USCK/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  USCK/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.699    USCK/count[12]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  USCK/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.807    USCK/p_1_in[12]
    SLICE_X57Y28         FDRE                                         r  USCK/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    USCK/clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  USCK/count_reg[12]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     1.546    USCK/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 USCK/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USCK/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    USCK/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  USCK/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  USCK/count_reg[16]/Q
                         net (fo=2, routed)           0.118     1.701    USCK/count[16]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  USCK/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.809    USCK/p_1_in[16]
    SLICE_X57Y29         FDRE                                         r  USCK/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    USCK/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  USCK/count_reg[16]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.547    USCK/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 USCK/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USCK/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    USCK/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  USCK/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  USCK/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.704    USCK/count[20]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  USCK/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    USCK/p_1_in[20]
    SLICE_X57Y30         FDRE                                         r  USCK/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    USCK/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  USCK/count_reg[20]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    USCK/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 USCK/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USCK/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    USCK/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  USCK/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  USCK/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.700    USCK/count[4]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  USCK/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.808    USCK/p_1_in[4]
    SLICE_X57Y26         FDRE                                         r  USCK/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    USCK/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  USCK/count_reg[4]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    USCK/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UTC/UTC/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  UTC/UTC/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  UTC/UTC/period_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.729    UTC/UTC/period_count_reg[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  UTC/UTC/period_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.839    UTC/UTC/period_count_reg[0]_i_3_n_5
    SLICE_X54Y27         FDRE                                         r  UTC/UTC/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  UTC/UTC/period_count_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    UTC/UTC/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UTC/UTC/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  UTC/UTC/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  UTC/UTC/period_count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.729    UTC/UTC/period_count_reg[6]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  UTC/UTC/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    UTC/UTC/period_count_reg[4]_i_1_n_5
    SLICE_X54Y28         FDRE                                         r  UTC/UTC/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  UTC/UTC/period_count_reg[6]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    UTC/UTC/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UTC/UTC/period_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/UTC/period_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  UTC/UTC/period_count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.733    UTC/UTC/period_count_reg[22]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  UTC/UTC/period_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    UTC/UTC/period_count_reg[20]_i_1_n_5
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    UTC/UTC/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  UTC/UTC/period_count_reg[22]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    UTC/UTC/period_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    UMSG/current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y31   UMSG/current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   UMSG/current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   UMSG/current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   UMSG/current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29    UMSG/current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   USCK/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   USCK/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   USCK/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    UMSG/current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    UMSG/current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   UMSG/current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   UMSG/current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    UMSG/current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    UMSG/current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   UMSG/current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   UMSG/current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   UMSG/current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UMSG/score_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.974ns  (logic 4.754ns (43.325%)  route 6.219ns (56.675%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  UMSG/score_count_reg[5]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[5]/Q
                         net (fo=14, routed)          2.401     3.026    UMSG/Q[5]
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.146     3.172 r  UMSG/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.199     4.371    UTC/seg_OBUF[3]_inst_i_1_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.328     4.699 r  UTC/seg_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.182     4.881    UTC/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.005 r  UTC/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.438     7.442    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.974 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.974    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 4.747ns (43.769%)  route 6.099ns (56.231%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  UMSG/score_count_reg[3]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[3]/Q
                         net (fo=14, routed)          2.938     3.563    UMSG/Q[3]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.152     3.715 r  UMSG/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.436     4.152    UTC/seg_OBUF[4]_inst_i_1_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.326     4.478 r  UTC/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.403     4.881    UTC/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.005 r  UTC/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.321     7.326    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.845 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.845    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.759ns (45.185%)  route 5.773ns (54.815%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  UMSG/score_count_reg[5]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[5]/Q
                         net (fo=14, routed)          2.401     3.026    UMSG/Q[5]
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.146     3.172 r  UMSG/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.199     4.371    UTC/seg_OBUF[3]_inst_i_1_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.328     4.699 r  UTC/seg_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.172     4.871    UTC/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.124     4.995 r  UTC/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.001     6.996    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.531 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.531    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.384ns  (logic 4.718ns (45.438%)  route 5.666ns (54.562%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          LDCE                         0.000     0.000 r  UMSG/score_count_reg[1]/G
    SLICE_X9Y29          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UMSG/score_count_reg[1]/Q
                         net (fo=13, routed)          2.861     3.420    UMSG/Q[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.544 r  UMSG/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.544    U2BC/seg_OBUF[1]_inst_i_1_0
    SLICE_X56Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     3.753 r  U2BC/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.652     4.405    U2BC/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.297     4.702 r  U2BC/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.152     6.855    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.384 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.384    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.771ns (47.100%)  route 5.358ns (52.900%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  UMSG/score_count_reg[3]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[3]/Q
                         net (fo=14, routed)          2.809     3.434    UMSG/Q[3]
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.558 r  UMSG/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.558    U2BC/seg_OBUF[0]_inst_i_1_0
    SLICE_X55Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     3.770 r  U2BC/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.575     4.345    U2BC/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.299     4.644 r  U2BC/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.974     6.618    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.129 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.129    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.532ns (44.910%)  route 5.560ns (55.090%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  UMSG/score_count_reg[5]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[5]/Q
                         net (fo=14, routed)          2.401     3.026    UMSG/Q[5]
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124     3.150 r  UMSG/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.689     3.839    UTC/seg_OBUF[2]_inst_i_1_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.963 r  UTC/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     4.246    UTC/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  UTC/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.187     6.557    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.092 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.092    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.377ns (44.873%)  route 5.378ns (55.127%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  UMSG/score_count_reg[3]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[3]/Q
                         net (fo=14, routed)          2.114     2.739    UMSG/Q[3]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  UMSG/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.742     3.605    UMSG/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.124     3.729 r  UMSG/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.522     6.251    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.755 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.755    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            score_count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 3.221ns (36.687%)  route 5.559ns (63.313%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  UMSG/score_count_reg[3]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[3]/Q
                         net (fo=14, routed)          5.559     6.184    score_count_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596     8.780 r  score_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.780    score_count[3]
    C17                                                               r  score_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/score_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            score_count[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 3.210ns (37.294%)  route 5.398ns (62.706%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  UMSG/score_count_reg[5]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UMSG/score_count_reg[5]/Q
                         net (fo=14, routed)          5.398     6.023    score_count_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585     8.608 r  score_count_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.608    score_count[5]
    C16                                                               r  score_count[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/led_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.077ns (48.199%)  route 4.382ns (51.801%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         LDCE                         0.000     0.000 r  UMSG/led_reg[12]/G
    SLICE_X11Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UMSG/led_reg[12]/Q
                         net (fo=1, routed)           4.382     4.941    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.459 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.459    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UTC/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/current_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[0]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  UTC/current_count_reg[0]/Q
                         net (fo=6, routed)           0.149     0.313    UTC/current_count[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  UTC/current_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    UTC/current_count[0]_i_1_n_0
    SLICE_X52Y29         FDRE                                         r  UTC/current_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            UTC/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.148ns (40.425%)  route 0.218ns (59.575%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDSE                         0.000     0.000 r  UTC/current_count_reg[4]/C
    SLICE_X52Y29         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  UTC/current_count_reg[4]/Q
                         net (fo=6, routed)           0.218     0.366    UTC/current_count[4]
    SLICE_X55Y29         FDRE                                         r  UTC/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/current_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[1]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UTC/current_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    UTC/current_count[1]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.043     0.393 r  UTC/current_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    UTC/current_count[3]_i_1_n_0
    SLICE_X52Y29         FDRE                                         r  UTC/current_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/current_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[1]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UTC/current_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    UTC/current_count[1]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.043     0.393 r  UTC/current_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    UTC/current_count[4]_i_1_n_0
    SLICE_X52Y29         FDSE                                         r  UTC/current_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/current_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[1]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UTC/current_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    UTC/current_count[1]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.395 r  UTC/current_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    UTC/current_count[1]_i_1_n_0
    SLICE_X52Y29         FDRE                                         r  UTC/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/current_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[1]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UTC/current_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    UTC/current_count[1]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.395 r  UTC/current_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    UTC/current_count[2]_i_1_n_0
    SLICE_X52Y29         FDSE                                         r  UTC/current_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.148ns (36.535%)  route 0.257ns (63.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[3]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  UTC/current_count_reg[3]/Q
                         net (fo=6, routed)           0.257     0.405    UTC/current_count[3]
    SLICE_X55Y29         FDRE                                         r  UTC/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2BC/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2BC/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.183ns (44.406%)  route 0.229ns (55.594%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE                         0.000     0.000 r  U2BC/temp_reg[1]/C
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2BC/temp_reg[1]/Q
                         net (fo=17, routed)          0.229     0.370    U2BC/Q[1]
    SLICE_X55Y27         LUT2 (Prop_lut2_I1_O)        0.042     0.412 r  U2BC/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.412    U2BC/temp[1]_i_1_n_0
    SLICE_X55Y27         FDRE                                         r  U2BC/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            UTC/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.164ns (39.062%)  route 0.256ns (60.938%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDSE                         0.000     0.000 r  UTC/current_count_reg[2]/C
    SLICE_X52Y29         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  UTC/current_count_reg[2]/Q
                         net (fo=6, routed)           0.256     0.420    UTC/current_count[2]
    SLICE_X55Y29         FDRE                                         r  UTC/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTC/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.164ns (37.159%)  route 0.277ns (62.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE                         0.000     0.000 r  UTC/current_count_reg[1]/C
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UTC/current_count_reg[1]/Q
                         net (fo=6, routed)           0.277     0.441    UTC/current_count[1]
    SLICE_X55Y29         FDRE                                         r  UTC/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UMSG/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.701ns  (logic 0.609ns (22.546%)  route 2.092ns (77.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.556     5.077    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  UMSG/current_state_reg[3]/Q
                         net (fo=18, routed)          1.476     7.009    UMSG/current_state[3]
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.153     7.162 r  UMSG/led_reg[14]_i_1/O
                         net (fo=1, routed)           0.616     7.778    UMSG/led_reg[14]_i_1_n_0
    SLICE_X11Y31         LDCE                                         r  UMSG/led_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.556     5.077    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  UMSG/current_state_reg[3]/Q
                         net (fo=18, routed)          1.476     7.009    UMSG/current_state[3]
    SLICE_X10Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.133 r  UMSG/led_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     7.512    UMSG/led_reg[6]_i_1_n_0
    SLICE_X10Y29         LDCE                                         r  UMSG/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.253ns  (logic 0.642ns (28.500%)  route 1.611ns (71.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  UMSG/current_state_reg[1]/Q
                         net (fo=29, routed)          1.090     6.688    UMSG/current_state[1]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     6.812 r  UMSG/led_reg[7]_i_1/O
                         net (fo=1, routed)           0.520     7.332    UMSG/led_reg[7]_i_1_n_0
    SLICE_X8Y27          LDCE                                         r  UMSG/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.238ns  (logic 0.671ns (29.986%)  route 1.567ns (70.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  UMSG/current_state_reg[1]/Q
                         net (fo=29, routed)          1.090     6.688    UMSG/current_state[1]
    SLICE_X8Y29          LUT4 (Prop_lut4_I3_O)        0.153     6.841 r  UMSG/led_reg[8]_i_1/O
                         net (fo=1, routed)           0.476     7.317    UMSG/led_reg[8]_i_1_n_0
    SLICE_X8Y27          LDCE                                         r  UMSG/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.580ns (26.796%)  route 1.584ns (73.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.556     5.077    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  UMSG/current_state_reg[3]/Q
                         net (fo=18, routed)          1.253     6.786    UMSG/current_state[3]
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.910 r  UMSG/led_reg[1]_i_1/O
                         net (fo=1, routed)           0.332     7.242    UMSG/led_reg[1]_i_1_n_0
    SLICE_X8Y31          LDCE                                         r  UMSG/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.050ns  (logic 0.642ns (31.323%)  route 1.408ns (68.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.557     5.078    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  UMSG/current_state_reg[0]/Q
                         net (fo=28, routed)          1.076     6.673    UMSG/current_state[0]
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  UMSG/led_reg[3]_i_1/O
                         net (fo=1, routed)           0.331     7.128    UMSG/led_reg[3]_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  UMSG/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.021ns  (logic 0.580ns (28.695%)  route 1.441ns (71.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.556     5.077    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  UMSG/current_state_reg[2]/Q
                         net (fo=25, routed)          1.063     6.596    UMSG/current_state[2]
    SLICE_X11Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  UMSG/led_reg[9]_i_1/O
                         net (fo=1, routed)           0.378     7.099    UMSG/led_reg[9]_i_1_n_0
    SLICE_X11Y31         LDCE                                         r  UMSG/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 0.670ns (34.943%)  route 1.247ns (65.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.557     5.078    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 f  UMSG/current_state_reg[0]/Q
                         net (fo=28, routed)          0.911     6.508    UMSG/current_state[0]
    SLICE_X10Y29         LUT3 (Prop_lut3_I0_O)        0.152     6.660 r  UMSG/led_reg[5]_i_1/O
                         net (fo=1, routed)           0.336     6.996    UMSG/led_reg[5]_i_1_n_0
    SLICE_X10Y29         LDCE                                         r  UMSG/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 0.664ns (38.154%)  route 1.076ns (61.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.557     5.078    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  UMSG/current_state_reg[0]/Q
                         net (fo=28, routed)          1.076     6.673    UMSG/current_state[0]
    SLICE_X8Y31          LUT5 (Prop_lut5_I1_O)        0.146     6.819 r  UMSG/led_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     6.819    UMSG/led_reg[11]_i_1_n_0
    SLICE_X8Y31          LDCE                                         r  UMSG/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.694ns  (logic 0.642ns (37.903%)  route 1.052ns (62.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.557     5.078    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 f  UMSG/current_state_reg[0]/Q
                         net (fo=28, routed)          1.052     6.648    UMSG/current_state[0]
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  UMSG/led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.772    UMSG/led_reg[2]_i_1_n_0
    SLICE_X9Y29          LDCE                                         r  UMSG/led_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UMSG/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.212ns (59.908%)  route 0.142ns (40.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  UMSG/current_state_reg[1]/Q
                         net (fo=29, routed)          0.142     1.748    UMSG/current_state[1]
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.048     1.796 r  UMSG/led_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.796    UMSG/led_reg[12]_i_1_n_0
    SLICE_X11Y31         LDCE                                         r  UMSG/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/score_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.164ns (40.528%)  route 0.241ns (59.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  UMSG/current_state_reg[5]/Q
                         net (fo=9, routed)           0.241     1.845    UMSG/current_state[5]
    SLICE_X10Y29         LDCE                                         r  UMSG/score_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/score_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.170%)  route 0.297ns (67.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UMSG/current_state_reg[2]/Q
                         net (fo=25, routed)          0.297     1.878    UMSG/current_state[2]
    SLICE_X9Y29          LDCE                                         r  UMSG/score_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/score_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.141ns (31.796%)  route 0.302ns (68.204%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UMSG/current_state_reg[4]/Q
                         net (fo=10, routed)          0.302     1.884    UMSG/current_state[4]
    SLICE_X8Y31          LDCE                                         r  UMSG/score_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/score_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.164ns (36.953%)  route 0.280ns (63.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  UMSG/current_state_reg[0]/Q
                         net (fo=28, routed)          0.280     1.885    UMSG/current_state[0]
    SLICE_X9Y29          LDCE                                         r  UMSG/score_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.212ns (47.392%)  route 0.235ns (52.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  UMSG/current_state_reg[1]/Q
                         net (fo=29, routed)          0.235     1.841    UMSG/current_state[1]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.048     1.889 r  UMSG/led_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.889    UMSG/led_reg[11]_i_1_n_0
    SLICE_X8Y31          LDCE                                         r  UMSG/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.824%)  route 0.257ns (55.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  UMSG/current_state_reg[1]/Q
                         net (fo=29, routed)          0.142     1.748    UMSG/current_state[1]
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  UMSG/led_reg[9]_i_1/O
                         net (fo=1, routed)           0.115     1.908    UMSG/led_reg[9]_i_1_n_0
    SLICE_X11Y31         LDCE                                         r  UMSG/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.143%)  route 0.302ns (61.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  UMSG/current_state_reg[2]/Q
                         net (fo=25, routed)          0.186     1.767    UMSG/current_state[2]
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  UMSG/led_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.928    UMSG/led_reg[6]_i_1_n_0
    SLICE_X10Y29         LDCE                                         r  UMSG/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/score_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.141ns (27.474%)  route 0.372ns (72.526%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UMSG/current_state_reg[3]/Q
                         net (fo=18, routed)          0.372     1.953    UMSG/current_state[3]
    SLICE_X8Y31          LDCE                                         r  UMSG/score_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UMSG/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UMSG/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.189ns (36.501%)  route 0.329ns (63.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UMSG/current_state_reg[2]/Q
                         net (fo=25, routed)          0.213     1.794    UMSG/current_state[2]
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.048     1.842 r  UMSG/led_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     1.958    UMSG/led_reg[5]_i_1_n_0
    SLICE_X10Y29         LDCE                                         r  UMSG/led_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            UMSG/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 2.072ns (30.218%)  route 4.784ns (69.782%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.502     4.966    UMSG/sw_IBUF[8]
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     5.090 r  UMSG/current_state[0]_i_6/O
                         net (fo=1, routed)           0.590     5.680    UMSG/current_state[0]_i_6_n_0
    SLICE_X8Y30          LUT3 (Prop_lut3_I2_O)        0.153     5.833 r  UMSG/current_state[0]_i_2/O
                         net (fo=1, routed)           0.692     6.525    UMSG/current_state[0]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.331     6.856 r  UMSG/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.856    UMSG/current_state[0]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439     4.780    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            UMSG/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 1.930ns (30.807%)  route 4.335ns (69.193%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           3.464     4.917    UMSG/sw_IBUF[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.150     5.067 r  UMSG/current_state[4]_i_2/O
                         net (fo=2, routed)           0.871     5.938    UMSG/current_state[4]_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I1_O)        0.328     6.266 r  UMSG/current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     6.266    UMSG/current_state[4]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            UMSG/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.930ns (30.816%)  route 4.333ns (69.184%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           3.464     4.917    UMSG/sw_IBUF[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.150     5.067 r  UMSG/current_state[4]_i_2/O
                         net (fo=2, routed)           0.869     5.936    UMSG/current_state[4]_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.328     6.264 r  UMSG/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.264    UMSG/current_state[3]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            UMSG/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.017ns  (logic 1.700ns (28.257%)  route 4.317ns (71.743%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           3.461     4.914    UMSG/sw_IBUF[7]
    SLICE_X10Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.038 r  UMSG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.855     5.893    UMSG/current_state[2]_i_3_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.017 r  UMSG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.017    UMSG/current_state[2]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            UMSG/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 2.059ns (35.085%)  route 3.809ns (64.915%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           2.443     3.902    UMSG/sw_IBUF[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.150     4.052 r  UMSG/current_state[1]_i_5/O
                         net (fo=2, routed)           0.687     4.738    UMSG/current_state[1]_i_5_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.064 r  UMSG/current_state[1]_i_4/O
                         net (fo=1, routed)           0.680     5.744    UMSG/current_state[1]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.868 r  UMSG/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    UMSG/current_state[1]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441     4.782    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            UMSG/current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 1.785ns (32.671%)  route 3.679ns (67.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           3.679     5.131    UMSG/sw_IBUF[7]
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.124     5.255 r  UMSG/current_state[5]_i_2/O
                         net (fo=1, routed)           0.000     5.255    UMSG/current_state[5]_i_2_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I0_O)      0.209     5.464 r  UMSG/current_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.464    UMSG/next_state__0[5]
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439     4.780    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.441ns (37.390%)  route 2.413ns (62.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=11, routed)          2.413     3.855    UMSG/SR[0]
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441     4.782    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 1.441ns (40.311%)  route 2.134ns (59.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=11, routed)          2.134     3.575    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 1.441ns (40.311%)  route 2.134ns (59.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=11, routed)          2.134     3.575    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 1.441ns (40.311%)  route 2.134ns (59.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=11, routed)          2.134     3.575    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.210ns (20.462%)  route 0.814ns (79.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.814     1.024    UMSG/SR[0]
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  UMSG/current_state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.210ns (19.447%)  route 0.868ns (80.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.868     1.077    UMSG/SR[0]
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.210ns (18.099%)  route 0.948ns (81.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.948     1.158    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.210ns (18.099%)  route 0.948ns (81.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.948     1.158    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.210ns (18.099%)  route 0.948ns (81.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.948     1.158    UMSG/SR[0]
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UMSG/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.210ns (16.537%)  route 1.057ns (83.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=11, routed)          1.057     1.267    UMSG/SR[0]
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            UMSG/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.319ns (22.372%)  route 1.108ns (77.628%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           0.879     1.108    UMSG/sw_IBUF[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  UMSG/current_state[1]_i_4/O
                         net (fo=1, routed)           0.229     1.382    UMSG/current_state[1]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.427 r  UMSG/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.427    UMSG/current_state[1]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    UMSG/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  UMSG/current_state_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UMSG/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.307ns (20.645%)  route 1.179ns (79.355%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.986     1.203    UMSG/sw_IBUF[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  UMSG/current_state[3]_i_2/O
                         net (fo=1, routed)           0.192     1.440    UMSG/current_state[3]_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.485 r  UMSG/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.485    UMSG/current_state[3]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            UMSG/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.433ns (29.008%)  route 1.059ns (70.992%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.859     1.077    UMSG/sw_IBUF[4]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.122 r  UMSG/current_state[0]_i_7/O
                         net (fo=1, routed)           0.000     1.122    UMSG/current_state[0]_i_7_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I0_O)      0.062     1.184 r  UMSG/current_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.200     1.384    UMSG/current_state_reg[0]_i_3_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.108     1.492 r  UMSG/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.492    UMSG/current_state[0]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    UMSG/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  UMSG/current_state_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UMSG/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.372ns (24.561%)  route 1.142ns (75.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.918     1.135    UMSG/sw_IBUF[2]
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.048     1.183 r  UMSG/current_state[2]_i_2/O
                         net (fo=1, routed)           0.224     1.406    UMSG/current_state[2]_i_2_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.107     1.513 r  UMSG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.513    UMSG/current_state[2]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    UMSG/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  UMSG/current_state_reg[2]/C





