// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_HH_
#define _Conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv_fadd_32ns_32ns_32_1_full_dsp.h"
#include "Conv_fmul_32ns_32ns_32_1_max_dsp.h"
#include "Conv_fcmp_32ns_32ns_1_1.h"
#include "Conv_sdiv_19s_9ns_19_23_seq.h"
#include "Conv_mul_mul_16ns_16ns_32_1.h"
#include "Conv_mul_mul_8ns_16s_16_1.h"
#include "Conv_mul_mul_16ns_16s_32_1.h"
#include "Conv_mac_muladd_8ns_16ns_32ns_32_1.h"
#include "Conv_mul_mul_16s_8ns_16_1.h"
#include "Conv_mac_muladd_16s_16ns_48ns_48_1.h"
#include "Conv_mac_muladd_16ns_16ns_16ns_32_1.h"
#include "Conv_mac_mul_sub_16s_8ns_8ns_16_1.h"
#include "Conv_AXILiteS_s_axi.h"
#include "Conv_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Conv : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<5> > ap_var_for_const9;


    // Module declarations
    Conv(sc_module_name name);
    SC_HAS_PROCESS(Conv);

    ~Conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Conv_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Conv_AXILiteS_s_axi_U;
    Conv_gmem_m_axi<32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* Conv_gmem_m_axi_U;
    Conv_fadd_32ns_32ns_32_1_full_dsp<1,1,32,32,32>* Conv_fadd_32ns_32ns_32_1_full_dsp_U0;
    Conv_fmul_32ns_32ns_32_1_max_dsp<1,1,32,32,32>* Conv_fmul_32ns_32ns_32_1_max_dsp_U1;
    Conv_fcmp_32ns_32ns_1_1<1,1,32,32,1>* Conv_fcmp_32ns_32ns_1_1_U2;
    Conv_sdiv_19s_9ns_19_23_seq<1,23,19,9,19>* Conv_sdiv_19s_9ns_19_23_seq_U3;
    Conv_sdiv_19s_9ns_19_23_seq<1,23,19,9,19>* Conv_sdiv_19s_9ns_19_23_seq_U4;
    Conv_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Conv_mul_mul_16ns_16ns_32_1_U5;
    Conv_mul_mul_8ns_16s_16_1<1,1,8,16,16>* Conv_mul_mul_8ns_16s_16_1_U6;
    Conv_mul_mul_16ns_16s_32_1<1,1,16,16,32>* Conv_mul_mul_16ns_16s_32_1_U7;
    Conv_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Conv_mul_mul_16ns_16ns_32_1_U8;
    Conv_mac_muladd_8ns_16ns_32ns_32_1<1,1,8,16,32,32>* Conv_mac_muladd_8ns_16ns_32ns_32_1_U9;
    Conv_mul_mul_16s_8ns_16_1<1,1,16,8,16>* Conv_mul_mul_16s_8ns_16_1_U10;
    Conv_mac_muladd_16s_16ns_48ns_48_1<1,1,16,16,48,48>* Conv_mac_muladd_16s_16ns_48ns_48_1_U11;
    Conv_mac_muladd_16ns_16ns_16ns_32_1<1,1,16,16,16,32>* Conv_mac_muladd_16ns_16ns_16ns_32_1_U12;
    Conv_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Conv_mul_mul_16ns_16ns_32_1_U13;
    Conv_mac_mul_sub_16s_8ns_8ns_16_1<1,1,16,8,8,16>* Conv_mac_mul_sub_16s_8ns_8ns_16_1_U14;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<44> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_61;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > CHin_V;
    sc_signal< sc_lv<16> > Hin_V;
    sc_signal< sc_lv<16> > Win_V;
    sc_signal< sc_lv<16> > CHout_V;
    sc_signal< sc_lv<8> > Kx_V;
    sc_signal< sc_lv<8> > Ky_V;
    sc_signal< sc_lv<8> > Sx_V;
    sc_signal< sc_lv<8> > Sy_V;
    sc_signal< sc_lv<1> > mode_V;
    sc_signal< sc_lv<1> > relu_en_V;
    sc_signal< sc_lv<32> > feature_in;
    sc_signal< sc_lv<32> > W;
    sc_signal< sc_lv<32> > bias;
    sc_signal< sc_lv<32> > feature_out;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_27;
    sc_signal< bool > ap_sig_139;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_lv<1> > exitcond2_reg_1740;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_26;
    sc_signal< bool > ap_sig_162;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_1740_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_1740_pp0_iter4;
    sc_signal< sc_logic > ap_sig_cseq_ST_st39_fsm_29;
    sc_signal< bool > ap_sig_183;
    sc_signal< sc_logic > ap_sig_cseq_ST_st46_fsm_36;
    sc_signal< bool > ap_sig_191;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_sig_cseq_ST_st47_fsm_37;
    sc_signal< bool > ap_sig_200;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_sig_cseq_ST_st48_fsm_38;
    sc_signal< bool > ap_sig_208;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_sig_cseq_ST_st53_fsm_43;
    sc_signal< bool > ap_sig_216;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<16> > i_op_assign_reg_374;
    sc_signal< sc_lv<32> > r_V_16_reg_385;
    sc_signal< sc_lv<32> > sum_2_reg_396;
    sc_signal< sc_lv<32> > reg_440;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_sig_345;
    sc_signal< sc_lv<1> > relu_en_V_read_reg_1394;
    sc_signal< sc_lv<8> > Sy_V_read_reg_1399;
    sc_signal< sc_lv<8> > Sx_V_read_reg_1404;
    sc_signal< sc_lv<8> > Ky_V_read_reg_1409;
    sc_signal< sc_lv<8> > Kx_V_read_reg_1414;
    sc_signal< sc_lv<16> > CHout_V_read_reg_1420;
    sc_signal< sc_lv<16> > Win_V_read_reg_1426;
    sc_signal< sc_lv<16> > CHin_V_read_reg_1431;
    sc_signal< sc_lv<30> > tmp_1_reg_1438;
    sc_signal< sc_lv<30> > tmp_5_reg_1443;
    sc_signal< sc_lv<30> > tmp_10_reg_1448;
    sc_signal< sc_lv<30> > tmp_16_reg_1453;
    sc_signal< sc_lv<8> > p_s_fu_602_p3;
    sc_signal< sc_lv<8> > p_s_reg_1458;
    sc_signal< sc_lv<8> > p_1_fu_610_p3;
    sc_signal< sc_lv<8> > p_1_reg_1463;
    sc_signal< sc_lv<17> > lhs_V_2_cast_fu_630_p1;
    sc_signal< sc_lv<17> > lhs_V_2_cast_reg_1468;
    sc_signal< sc_lv<17> > lhs_V_4_cast_fu_680_p1;
    sc_signal< sc_lv<17> > lhs_V_4_cast_reg_1483;
    sc_signal< sc_lv<49> > tmp_10_cast_fu_718_p1;
    sc_signal< sc_lv<49> > tmp_10_cast_reg_1499;
    sc_signal< sc_logic > ap_sig_cseq_ST_st23_fsm_22;
    sc_signal< bool > ap_sig_404;
    sc_signal< sc_logic > grp_fu_662_ap_done;
    sc_signal< sc_logic > grp_fu_712_ap_done;
    sc_signal< sc_lv<31> > tmp_16_cast_fu_721_p1;
    sc_signal< sc_lv<31> > tmp_16_cast_reg_1504;
    sc_signal< sc_lv<49> > tmp_17_cast_fu_724_p1;
    sc_signal< sc_lv<49> > tmp_17_cast_reg_1509;
    sc_signal< sc_lv<48> > tmp_21_cast_fu_727_p1;
    sc_signal< sc_lv<48> > tmp_21_cast_reg_1514;
    sc_signal< sc_lv<16> > Wout_V_fu_734_p2;
    sc_signal< sc_lv<16> > Wout_V_reg_1519;
    sc_signal< sc_lv<16> > tmp_9_fu_750_p1;
    sc_signal< sc_lv<16> > tmp_9_reg_1524;
    sc_signal< sc_lv<16> > tmp_s_fu_753_p1;
    sc_signal< sc_lv<16> > tmp_s_reg_1529;
    sc_signal< sc_lv<32> > rhs_V_4_cast_fu_756_p1;
    sc_signal< sc_lv<32> > rhs_V_4_cast_reg_1534;
    sc_signal< sc_lv<32> > rhs_V_1_fu_760_p1;
    sc_signal< sc_lv<32> > rhs_V_1_reg_1540;
    sc_signal< sc_lv<16> > tmp_14_fu_763_p1;
    sc_signal< sc_lv<16> > tmp_14_reg_1547;
    sc_signal< sc_lv<16> > tmp_15_fu_766_p1;
    sc_signal< sc_lv<16> > tmp_15_reg_1553;
    sc_signal< sc_lv<48> > rhs_V_2_fu_769_p1;
    sc_signal< sc_lv<48> > rhs_V_2_reg_1558;
    sc_signal< sc_lv<16> > rhs_V_16_cast_fu_772_p1;
    sc_signal< sc_lv<16> > rhs_V_16_cast_reg_1563;
    sc_signal< sc_lv<48> > rhs_V_12_cast_fu_775_p1;
    sc_signal< sc_lv<48> > rhs_V_12_cast_reg_1568;
    sc_signal< sc_lv<24> > rhs_V_13_cast_fu_778_p1;
    sc_signal< sc_lv<24> > rhs_V_13_cast_reg_1575;
    sc_signal< sc_lv<32> > rhs_V_14_cast_fu_781_p1;
    sc_signal< sc_lv<32> > rhs_V_14_cast_reg_1580;
    sc_signal< sc_lv<16> > bound_fu_787_p2;
    sc_signal< sc_lv<16> > bound_reg_1586;
    sc_signal< sc_lv<32> > bound4_fu_797_p2;
    sc_signal< sc_lv<32> > bound4_reg_1591;
    sc_signal< sc_lv<48> > bound1_fu_807_p2;
    sc_signal< sc_lv<48> > bound1_reg_1596;
    sc_signal< sc_lv<1> > exitcond_mid_fu_813_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_1601;
    sc_signal< sc_lv<48> > r_V_10_fu_826_p2;
    sc_signal< sc_lv<48> > r_V_10_reg_1606;
    sc_signal< sc_logic > ap_sig_cseq_ST_st24_fsm_23;
    sc_signal< bool > ap_sig_458;
    sc_signal< sc_lv<48> > indvar_flatten_next1_fu_836_p2;
    sc_signal< sc_lv<48> > indvar_flatten_next1_reg_1614;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_842_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1619;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_831_p2;
    sc_signal< sc_lv<1> > exitcond_mid1_fu_852_p3;
    sc_signal< sc_lv<1> > exitcond_mid1_reg_1628;
    sc_signal< sc_lv<16> > i_op_assign_12_mid2_fu_865_p3;
    sc_signal< sc_lv<16> > i_op_assign_12_mid2_reg_1635;
    sc_signal< sc_lv<16> > grp_fu_1388_p3;
    sc_signal< sc_lv<16> > tmp_24_reg_1641;
    sc_signal< sc_lv<16> > tmp_10_mid2_v_fu_886_p3;
    sc_signal< sc_lv<16> > tmp_10_mid2_v_reg_1646;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_24;
    sc_signal< bool > ap_sig_480;
    sc_signal< sc_lv<31> > tmp_10_mid2_cast_fu_893_p1;
    sc_signal< sc_lv<31> > tmp_10_mid2_cast_reg_1651;
    sc_signal< sc_lv<32> > tmp_10_cast_mid2_fu_897_p1;
    sc_signal< sc_lv<32> > tmp_10_cast_mid2_reg_1656;
    sc_signal< sc_lv<16> > tmp_21_mid2_fu_932_p2;
    sc_signal< sc_lv<16> > tmp_21_mid2_reg_1662;
    sc_signal< sc_lv<48> > r_V_10_mid2_fu_942_p3;
    sc_signal< sc_lv<48> > r_V_10_mid2_reg_1668;
    sc_signal< sc_lv<16> > i_op_assign_10_mid2_fu_949_p3;
    sc_signal< sc_lv<16> > i_op_assign_10_mid2_reg_1673;
    sc_signal< sc_lv<32> > i_op_assign_12_cast7_fu_956_p1;
    sc_signal< sc_lv<32> > i_op_assign_12_cast7_reg_1678;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_983_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st26_fsm_25;
    sc_signal< bool > ap_sig_501;
    sc_signal< sc_lv<16> > indvar_flatten_next_fu_988_p2;
    sc_signal< sc_lv<16> > indvar_flatten_next_reg_1687;
    sc_signal< sc_lv<8> > i_op_assign_13_mid2_fu_999_p3;
    sc_signal< sc_lv<8> > i_op_assign_13_mid2_reg_1692;
    sc_signal< sc_lv<8> > r_V_17_mid2_v_v_v_fu_1046_p3;
    sc_signal< sc_lv<8> > r_V_17_mid2_v_v_v_reg_1697;
    sc_signal< sc_lv<1> > brmerge_fu_1109_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_1123_p2;
    sc_signal< sc_lv<48> > grp_fu_1369_p3;
    sc_signal< sc_lv<48> > r_V_12_reg_1710;
    sc_signal< sc_lv<48> > tmp1_fu_1135_p2;
    sc_signal< sc_lv<48> > tmp1_reg_1715;
    sc_signal< sc_lv<31> > bias6_sum_fu_1140_p2;
    sc_signal< sc_lv<31> > bias6_sum_reg_1720;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1725;
    sc_signal< sc_lv<16> > j_fu_1171_p2;
    sc_signal< sc_lv<16> > j_reg_1730;
    sc_signal< sc_lv<32> > indvar_flatten_next8_fu_1182_p3;
    sc_signal< sc_lv<32> > indvar_flatten_next8_reg_1735;
    sc_signal< sc_lv<1> > exitcond2_fu_1189_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_1740_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_1740_pp0_iter2;
    sc_signal< sc_lv<16> > cin_fu_1194_p2;
    sc_signal< sc_lv<16> > cin_reg_1744;
    sc_signal< sc_lv<32> > gmem_addr_2_reg_1749;
    sc_signal< sc_lv<32> > next_mul_fu_1224_p2;
    sc_signal< sc_lv<32> > next_mul_reg_1755;
    sc_signal< bool > ap_sig_557;
    sc_signal< sc_lv<32> > gmem_addr_3_reg_1760;
    sc_signal< sc_lv<32> > gmem_addr_3_read_reg_1766;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<8> > jj_fu_1262_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st38_fsm_28;
    sc_signal< bool > ap_sig_586;
    sc_signal< sc_lv<32> > sum_4_fu_1324_p3;
    sc_signal< sc_lv<32> > sum_4_reg_1787;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_lv<48> > indvar_flatten1_reg_271;
    sc_signal< sc_lv<16> > i_op_assign_s_reg_282;
    sc_signal< sc_lv<32> > indvar_flatten7_reg_294;
    sc_signal< sc_lv<16> > i_op_assign_1_reg_306;
    sc_signal< sc_lv<16> > i_op_assign_2_reg_318;
    sc_signal< sc_lv<16> > indvar_flatten_reg_329;
    sc_signal< sc_lv<8> > i_op_assign_3_reg_340;
    sc_signal< sc_lv<32> > sum_1_reg_351;
    sc_signal< sc_lv<8> > i_op_assign_4_reg_363;
    sc_signal< sc_lv<16> > i_op_assign_phi_fu_378_p4;
    sc_signal< sc_lv<32> > r_V_16_phi_fu_389_p4;
    sc_signal< sc_lv<32> > sum_3_reg_407;
    sc_signal< sc_lv<64> > feature_out8_sum_cast_fu_1161_p1;
    sc_signal< sc_lv<64> > feature_in2_sum9_cast_fu_1214_p1;
    sc_signal< sc_lv<64> > W4_sum_cast_fu_1252_p1;
    sc_signal< sc_lv<64> > bias6_sum_cast_fu_1267_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_423_p1;
    sc_signal< sc_lv<32> > tp_fu_429_p2;
    sc_signal< sc_lv<9> > lhs_V_cast_fu_486_p1;
    sc_signal< sc_lv<9> > r_V_fu_490_p2;
    sc_signal< sc_lv<9> > p_neg9_fu_504_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_510_p4;
    sc_signal< sc_lv<1> > tmp_17_fu_496_p3;
    sc_signal< sc_lv<8> > tmp_3_fu_520_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_526_p4;
    sc_signal< sc_lv<9> > lhs_V_1_cast_fu_544_p1;
    sc_signal< sc_lv<9> > r_V_1_fu_548_p2;
    sc_signal< sc_lv<9> > p_neg_fu_562_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_568_p4;
    sc_signal< sc_lv<1> > tmp_20_fu_554_p3;
    sc_signal< sc_lv<8> > tmp_8_fu_578_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_584_p4;
    sc_signal< sc_lv<8> > pad_x_V_fu_536_p3;
    sc_signal< sc_lv<8> > pad_y_V_fu_594_p3;
    sc_signal< sc_lv<9> > r_V_2_fu_618_p3;
    sc_signal< sc_lv<17> > r_V_2_cast_fu_626_p1;
    sc_signal< sc_lv<17> > r_V_3_fu_634_p2;
    sc_signal< sc_lv<18> > r_V_3_cast_fu_640_p1;
    sc_signal< sc_lv<18> > rhs_V_2_cast_fu_644_p1;
    sc_signal< sc_lv<18> > r_V_4_fu_648_p2;
    sc_signal< sc_lv<19> > grp_fu_662_p0;
    sc_signal< sc_lv<9> > grp_fu_662_p1;
    sc_signal< sc_lv<9> > r_V_6_fu_668_p3;
    sc_signal< sc_lv<17> > r_V_6_cast_fu_676_p1;
    sc_signal< sc_lv<17> > r_V_7_fu_684_p2;
    sc_signal< sc_lv<18> > r_V_7_cast_fu_690_p1;
    sc_signal< sc_lv<18> > rhs_V_5_cast_fu_694_p1;
    sc_signal< sc_lv<18> > r_V_8_fu_698_p2;
    sc_signal< sc_lv<19> > grp_fu_712_p0;
    sc_signal< sc_lv<9> > grp_fu_712_p1;
    sc_signal< sc_lv<19> > grp_fu_662_p2;
    sc_signal< sc_lv<16> > tmp_21_fu_730_p1;
    sc_signal< sc_lv<19> > grp_fu_712_p2;
    sc_signal< sc_lv<16> > tmp_26_fu_740_p1;
    sc_signal< sc_lv<8> > bound_fu_787_p0;
    sc_signal< sc_lv<8> > bound_fu_787_p1;
    sc_signal< sc_lv<16> > tmp_7_fu_744_p2;
    sc_signal< sc_lv<16> > bound4_fu_797_p0;
    sc_signal< sc_lv<16> > bound4_fu_797_p1;
    sc_signal< sc_lv<16> > bound1_fu_807_p0;
    sc_signal< sc_lv<32> > bound1_fu_807_p1;
    sc_signal< sc_lv<32> > r_V_9_fu_1332_p2;
    sc_signal< sc_lv<32> > r_V_10_fu_826_p0;
    sc_signal< sc_lv<16> > r_V_10_fu_826_p1;
    sc_signal< sc_lv<1> > exitcond_fu_847_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_859_p2;
    sc_signal< sc_lv<16> > cout_fu_880_p2;
    sc_signal< sc_lv<16> > tmp_34_fu_1338_p2;
    sc_signal< sc_lv<16> > i_op_assign_10_mid_fu_873_p3;
    sc_signal< sc_lv<16> > i_fu_913_p2;
    sc_signal< sc_lv<32> > r_V_9_mid1_fu_1382_p2;
    sc_signal< sc_lv<16> > tmp_20_mid1_fu_1363_p2;
    sc_signal< sc_lv<16> > tmp_21_mid227_v_fu_901_p3;
    sc_signal< sc_lv<16> > tmp_21_mid2_v_fu_926_p3;
    sc_signal< sc_lv<32> > r_V_10_mid1_fu_937_p0;
    sc_signal< sc_lv<16> > r_V_10_mid1_fu_937_p1;
    sc_signal< sc_lv<48> > r_V_10_mid1_fu_937_p2;
    sc_signal< sc_lv<48> > r_V_10_mid_fu_907_p3;
    sc_signal< sc_lv<16> > tmp_18_fu_959_p1;
    sc_signal< sc_lv<16> > h_V_fu_963_p2;
    sc_signal< sc_lv<17> > lhs_V_7_cast_fu_968_p1;
    sc_signal< sc_lv<1> > slt_fu_972_p2;
    sc_signal< sc_lv<1> > exitcond1_fu_994_p2;
    sc_signal< sc_lv<8> > ii_fu_1007_p2;
    sc_signal< sc_lv<16> > tmp_18_mid1_fu_1013_p1;
    sc_signal< sc_lv<16> > h_V_mid1_fu_1017_p2;
    sc_signal< sc_lv<16> > h_V_mid2_fu_1022_p3;
    sc_signal< sc_lv<32> > r_V_12_mid2_v_v_fu_1344_p2;
    sc_signal< sc_lv<16> > r_V_12_mid2_fu_1041_p0;
    sc_signal< sc_lv<32> > r_V_12_mid2_fu_1041_p1;
    sc_signal< sc_lv<8> > r_V_17_mid2_v_v_fu_1058_p0;
    sc_signal< sc_lv<8> > r_V_17_mid2_v_v_fu_1058_p1;
    sc_signal< sc_lv<16> > r_V_17_mid2_v_v_fu_1058_p2;
    sc_signal< sc_lv<17> > lhs_V_7_cast_mid1_fu_1030_p1;
    sc_signal< sc_lv<1> > slt1_fu_1067_p2;
    sc_signal< sc_lv<1> > rev1_fu_1072_p2;
    sc_signal< sc_lv<1> > rev_fu_977_p2;
    sc_signal< sc_lv<16> > tmp_27_fu_1086_p1;
    sc_signal< sc_lv<16> > w_V_fu_1090_p2;
    sc_signal< sc_lv<16> > tmp_28_fu_1095_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1101_p3;
    sc_signal< sc_lv<1> > tmp_31_not_mid2_fu_1078_p3;
    sc_signal< sc_lv<17> > lhs_V_8_cast_fu_1119_p1;
    sc_signal< sc_lv<32> > grp_fu_1355_p3;
    sc_signal< sc_lv<32> > tmp1_fu_1135_p0;
    sc_signal< sc_lv<16> > tmp1_fu_1135_p1;
    sc_signal< sc_lv<32> > grp_fu_1376_p3;
    sc_signal< sc_lv<48> > tmp3_cast_fu_1144_p1;
    sc_signal< sc_lv<48> > tmp_19_fu_1147_p2;
    sc_signal< sc_lv<49> > tmp_19_cast_cast_fu_1152_p1;
    sc_signal< sc_lv<49> > feature_out8_sum_fu_1156_p2;
    sc_signal< sc_lv<32> > indvar_flatten7_op_fu_1176_p2;
    sc_signal< sc_lv<48> > rhs_V_11_cast_fu_1200_p1;
    sc_signal< sc_lv<48> > r_V_15_fu_1204_p2;
    sc_signal< sc_lv<48> > feature_in2_sum9_fu_1209_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1229_p2;
    sc_signal< sc_lv<48> > tmp2_cast_fu_1234_p1;
    sc_signal< sc_lv<48> > tmp_37_fu_1238_p2;
    sc_signal< sc_lv<49> > tmp_39_cast_cast_fu_1243_p1;
    sc_signal< sc_lv<49> > W4_sum_fu_1247_p2;
    sc_signal< sc_lv<32> > sum_5_to_int_fu_1277_p1;
    sc_signal< sc_lv<8> > tmp_25_fu_1281_p4;
    sc_signal< sc_lv<23> > tmp_35_fu_1291_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1301_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1295_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_1307_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_434_p2;
    sc_signal< sc_lv<1> > rhs_V_fu_1313_p2;
    sc_signal< sc_lv<1> > r_V_5_fu_1319_p2;
    sc_signal< sc_lv<16> > r_V_9_fu_1332_p0;
    sc_signal< sc_lv<16> > r_V_9_fu_1332_p1;
    sc_signal< sc_lv<8> > tmp_34_fu_1338_p0;
    sc_signal< sc_lv<16> > r_V_12_mid2_v_v_fu_1344_p0;
    sc_signal< sc_lv<16> > r_V_17_mid2_fu_1350_p0;
    sc_signal< sc_lv<16> > r_V_17_mid2_fu_1350_p1;
    sc_signal< sc_lv<8> > grp_fu_1355_p0;
    sc_signal< sc_lv<16> > grp_fu_1355_p1;
    sc_signal< sc_lv<32> > r_V_17_mid2_fu_1350_p2;
    sc_signal< sc_lv<8> > tmp_20_mid1_fu_1363_p1;
    sc_signal< sc_lv<16> > grp_fu_1369_p1;
    sc_signal< sc_lv<48> > grp_fu_1369_p2;
    sc_signal< sc_lv<16> > grp_fu_1376_p0;
    sc_signal< sc_lv<16> > grp_fu_1376_p1;
    sc_signal< sc_lv<16> > grp_fu_1376_p2;
    sc_signal< sc_lv<16> > r_V_9_mid1_fu_1382_p0;
    sc_signal< sc_lv<16> > r_V_9_mid1_fu_1382_p1;
    sc_signal< sc_lv<16> > grp_fu_1388_p0;
    sc_signal< sc_lv<8> > grp_fu_1388_p1;
    sc_signal< sc_lv<8> > grp_fu_1388_p2;
    sc_signal< sc_logic > grp_fu_662_ap_start;
    sc_signal< sc_logic > grp_fu_712_ap_start;
    sc_signal< sc_lv<44> > ap_NS_fsm;
    sc_signal< sc_lv<48> > bound1_fu_807_p00;
    sc_signal< sc_lv<48> > bound1_fu_807_p10;
    sc_signal< sc_lv<32> > bound4_fu_797_p00;
    sc_signal< sc_lv<32> > bound4_fu_797_p10;
    sc_signal< sc_lv<16> > bound_fu_787_p00;
    sc_signal< sc_lv<16> > bound_fu_787_p10;
    sc_signal< sc_lv<24> > grp_fu_1355_p00;
    sc_signal< sc_lv<19> > grp_fu_662_p10;
    sc_signal< sc_lv<19> > grp_fu_712_p10;
    sc_signal< sc_lv<48> > r_V_10_fu_826_p00;
    sc_signal< sc_lv<48> > r_V_10_mid1_fu_937_p00;
    sc_signal< sc_lv<32> > r_V_17_mid2_fu_1350_p10;
    sc_signal< sc_lv<16> > r_V_17_mid2_v_v_fu_1058_p10;
    sc_signal< sc_lv<32> > r_V_9_fu_1332_p00;
    sc_signal< sc_lv<32> > r_V_9_mid1_fu_1382_p00;
    sc_signal< sc_lv<48> > tmp1_fu_1135_p00;
    sc_signal< bool > ap_sig_659;
    sc_signal< bool > ap_sig_670;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<44> ap_ST_st1_fsm_0;
    static const sc_lv<44> ap_ST_st2_fsm_1;
    static const sc_lv<44> ap_ST_st3_fsm_2;
    static const sc_lv<44> ap_ST_st4_fsm_3;
    static const sc_lv<44> ap_ST_st5_fsm_4;
    static const sc_lv<44> ap_ST_st6_fsm_5;
    static const sc_lv<44> ap_ST_st7_fsm_6;
    static const sc_lv<44> ap_ST_st8_fsm_7;
    static const sc_lv<44> ap_ST_st9_fsm_8;
    static const sc_lv<44> ap_ST_st10_fsm_9;
    static const sc_lv<44> ap_ST_st11_fsm_10;
    static const sc_lv<44> ap_ST_st12_fsm_11;
    static const sc_lv<44> ap_ST_st13_fsm_12;
    static const sc_lv<44> ap_ST_st14_fsm_13;
    static const sc_lv<44> ap_ST_st15_fsm_14;
    static const sc_lv<44> ap_ST_st16_fsm_15;
    static const sc_lv<44> ap_ST_st17_fsm_16;
    static const sc_lv<44> ap_ST_st18_fsm_17;
    static const sc_lv<44> ap_ST_st19_fsm_18;
    static const sc_lv<44> ap_ST_st20_fsm_19;
    static const sc_lv<44> ap_ST_st21_fsm_20;
    static const sc_lv<44> ap_ST_st22_fsm_21;
    static const sc_lv<44> ap_ST_st23_fsm_22;
    static const sc_lv<44> ap_ST_st24_fsm_23;
    static const sc_lv<44> ap_ST_st25_fsm_24;
    static const sc_lv<44> ap_ST_st26_fsm_25;
    static const sc_lv<44> ap_ST_pp0_stg0_fsm_26;
    static const sc_lv<44> ap_ST_pp0_stg1_fsm_27;
    static const sc_lv<44> ap_ST_st38_fsm_28;
    static const sc_lv<44> ap_ST_st39_fsm_29;
    static const sc_lv<44> ap_ST_st40_fsm_30;
    static const sc_lv<44> ap_ST_st41_fsm_31;
    static const sc_lv<44> ap_ST_st42_fsm_32;
    static const sc_lv<44> ap_ST_st43_fsm_33;
    static const sc_lv<44> ap_ST_st44_fsm_34;
    static const sc_lv<44> ap_ST_st45_fsm_35;
    static const sc_lv<44> ap_ST_st46_fsm_36;
    static const sc_lv<44> ap_ST_st47_fsm_37;
    static const sc_lv<44> ap_ST_st48_fsm_38;
    static const sc_lv<44> ap_ST_st49_fsm_39;
    static const sc_lv<44> ap_ST_st50_fsm_40;
    static const sc_lv<44> ap_ST_st51_fsm_41;
    static const sc_lv<44> ap_ST_st52_fsm_42;
    static const sc_lv<44> ap_ST_st53_fsm_43;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2B;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<48> ap_const_lv48_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_W4_sum_cast_fu_1252_p1();
    void thread_W4_sum_fu_1247_p2();
    void thread_Wout_V_fu_734_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_139();
    void thread_ap_sig_162();
    void thread_ap_sig_183();
    void thread_ap_sig_191();
    void thread_ap_sig_200();
    void thread_ap_sig_208();
    void thread_ap_sig_216();
    void thread_ap_sig_345();
    void thread_ap_sig_404();
    void thread_ap_sig_458();
    void thread_ap_sig_480();
    void thread_ap_sig_501();
    void thread_ap_sig_557();
    void thread_ap_sig_586();
    void thread_ap_sig_61();
    void thread_ap_sig_659();
    void thread_ap_sig_670();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_26();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_27();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st23_fsm_22();
    void thread_ap_sig_cseq_ST_st24_fsm_23();
    void thread_ap_sig_cseq_ST_st25_fsm_24();
    void thread_ap_sig_cseq_ST_st26_fsm_25();
    void thread_ap_sig_cseq_ST_st38_fsm_28();
    void thread_ap_sig_cseq_ST_st39_fsm_29();
    void thread_ap_sig_cseq_ST_st46_fsm_36();
    void thread_ap_sig_cseq_ST_st47_fsm_37();
    void thread_ap_sig_cseq_ST_st48_fsm_38();
    void thread_ap_sig_cseq_ST_st53_fsm_43();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_bias6_sum_cast_fu_1267_p1();
    void thread_bias6_sum_fu_1140_p2();
    void thread_bound1_fu_807_p0();
    void thread_bound1_fu_807_p00();
    void thread_bound1_fu_807_p1();
    void thread_bound1_fu_807_p10();
    void thread_bound1_fu_807_p2();
    void thread_bound4_fu_797_p0();
    void thread_bound4_fu_797_p00();
    void thread_bound4_fu_797_p1();
    void thread_bound4_fu_797_p10();
    void thread_bound4_fu_797_p2();
    void thread_bound_fu_787_p0();
    void thread_bound_fu_787_p00();
    void thread_bound_fu_787_p1();
    void thread_bound_fu_787_p10();
    void thread_bound_fu_787_p2();
    void thread_brmerge_fu_1109_p2();
    void thread_cin_fu_1194_p2();
    void thread_cout_fu_880_p2();
    void thread_exitcond1_fu_994_p2();
    void thread_exitcond2_fu_1189_p2();
    void thread_exitcond_flatten1_fu_831_p2();
    void thread_exitcond_flatten2_fu_842_p2();
    void thread_exitcond_flatten_fu_983_p2();
    void thread_exitcond_fu_847_p2();
    void thread_exitcond_mid1_fu_852_p3();
    void thread_exitcond_mid_fu_813_p2();
    void thread_feature_in2_sum9_cast_fu_1214_p1();
    void thread_feature_in2_sum9_fu_1209_p2();
    void thread_feature_out8_sum_cast_fu_1161_p1();
    void thread_feature_out8_sum_fu_1156_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_1355_p0();
    void thread_grp_fu_1355_p00();
    void thread_grp_fu_1355_p1();
    void thread_grp_fu_1369_p1();
    void thread_grp_fu_1369_p2();
    void thread_grp_fu_1376_p0();
    void thread_grp_fu_1376_p1();
    void thread_grp_fu_1376_p2();
    void thread_grp_fu_1388_p0();
    void thread_grp_fu_1388_p1();
    void thread_grp_fu_1388_p2();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_423_p1();
    void thread_grp_fu_662_ap_start();
    void thread_grp_fu_662_p0();
    void thread_grp_fu_662_p1();
    void thread_grp_fu_662_p10();
    void thread_grp_fu_712_ap_start();
    void thread_grp_fu_712_p0();
    void thread_grp_fu_712_p1();
    void thread_grp_fu_712_p10();
    void thread_h_V_fu_963_p2();
    void thread_h_V_mid1_fu_1017_p2();
    void thread_h_V_mid2_fu_1022_p3();
    void thread_i_fu_913_p2();
    void thread_i_op_assign_10_mid2_fu_949_p3();
    void thread_i_op_assign_10_mid_fu_873_p3();
    void thread_i_op_assign_12_cast7_fu_956_p1();
    void thread_i_op_assign_12_mid2_fu_865_p3();
    void thread_i_op_assign_13_mid2_fu_999_p3();
    void thread_i_op_assign_phi_fu_378_p4();
    void thread_ii_fu_1007_p2();
    void thread_indvar_flatten7_op_fu_1176_p2();
    void thread_indvar_flatten_next1_fu_836_p2();
    void thread_indvar_flatten_next8_fu_1182_p3();
    void thread_indvar_flatten_next_fu_988_p2();
    void thread_j_fu_1171_p2();
    void thread_jj_fu_1262_p2();
    void thread_lhs_V_1_cast_fu_544_p1();
    void thread_lhs_V_2_cast_fu_630_p1();
    void thread_lhs_V_4_cast_fu_680_p1();
    void thread_lhs_V_7_cast_fu_968_p1();
    void thread_lhs_V_7_cast_mid1_fu_1030_p1();
    void thread_lhs_V_8_cast_fu_1119_p1();
    void thread_lhs_V_cast_fu_486_p1();
    void thread_next_mul_fu_1224_p2();
    void thread_notlhs_fu_1295_p2();
    void thread_notrhs_fu_1301_p2();
    void thread_p_1_fu_610_p3();
    void thread_p_neg9_fu_504_p2();
    void thread_p_neg_fu_562_p2();
    void thread_p_s_fu_602_p3();
    void thread_pad_x_V_fu_536_p3();
    void thread_pad_y_V_fu_594_p3();
    void thread_r_V_10_fu_826_p0();
    void thread_r_V_10_fu_826_p00();
    void thread_r_V_10_fu_826_p1();
    void thread_r_V_10_fu_826_p2();
    void thread_r_V_10_mid1_fu_937_p0();
    void thread_r_V_10_mid1_fu_937_p00();
    void thread_r_V_10_mid1_fu_937_p1();
    void thread_r_V_10_mid1_fu_937_p2();
    void thread_r_V_10_mid2_fu_942_p3();
    void thread_r_V_10_mid_fu_907_p3();
    void thread_r_V_12_mid2_fu_1041_p0();
    void thread_r_V_12_mid2_fu_1041_p1();
    void thread_r_V_12_mid2_v_v_fu_1344_p0();
    void thread_r_V_15_fu_1204_p2();
    void thread_r_V_16_phi_fu_389_p4();
    void thread_r_V_17_mid2_fu_1350_p0();
    void thread_r_V_17_mid2_fu_1350_p1();
    void thread_r_V_17_mid2_fu_1350_p10();
    void thread_r_V_17_mid2_v_v_fu_1058_p0();
    void thread_r_V_17_mid2_v_v_fu_1058_p1();
    void thread_r_V_17_mid2_v_v_fu_1058_p10();
    void thread_r_V_17_mid2_v_v_fu_1058_p2();
    void thread_r_V_17_mid2_v_v_v_fu_1046_p3();
    void thread_r_V_1_fu_548_p2();
    void thread_r_V_2_cast_fu_626_p1();
    void thread_r_V_2_fu_618_p3();
    void thread_r_V_3_cast_fu_640_p1();
    void thread_r_V_3_fu_634_p2();
    void thread_r_V_4_fu_648_p2();
    void thread_r_V_5_fu_1319_p2();
    void thread_r_V_6_cast_fu_676_p1();
    void thread_r_V_6_fu_668_p3();
    void thread_r_V_7_cast_fu_690_p1();
    void thread_r_V_7_fu_684_p2();
    void thread_r_V_8_fu_698_p2();
    void thread_r_V_9_fu_1332_p0();
    void thread_r_V_9_fu_1332_p00();
    void thread_r_V_9_fu_1332_p1();
    void thread_r_V_9_mid1_fu_1382_p0();
    void thread_r_V_9_mid1_fu_1382_p00();
    void thread_r_V_9_mid1_fu_1382_p1();
    void thread_r_V_fu_490_p2();
    void thread_rev1_fu_1072_p2();
    void thread_rev_fu_977_p2();
    void thread_rhs_V_11_cast_fu_1200_p1();
    void thread_rhs_V_12_cast_fu_775_p1();
    void thread_rhs_V_13_cast_fu_778_p1();
    void thread_rhs_V_14_cast_fu_781_p1();
    void thread_rhs_V_16_cast_fu_772_p1();
    void thread_rhs_V_1_fu_760_p1();
    void thread_rhs_V_2_cast_fu_644_p1();
    void thread_rhs_V_2_fu_769_p1();
    void thread_rhs_V_4_cast_fu_756_p1();
    void thread_rhs_V_5_cast_fu_694_p1();
    void thread_rhs_V_fu_1313_p2();
    void thread_slt1_fu_1067_p2();
    void thread_slt_fu_972_p2();
    void thread_sum_4_fu_1324_p3();
    void thread_sum_5_to_int_fu_1277_p1();
    void thread_tmp1_fu_1135_p0();
    void thread_tmp1_fu_1135_p00();
    void thread_tmp1_fu_1135_p1();
    void thread_tmp1_fu_1135_p2();
    void thread_tmp2_cast_fu_1234_p1();
    void thread_tmp2_fu_1229_p2();
    void thread_tmp3_cast_fu_1144_p1();
    void thread_tmp_10_cast_fu_718_p1();
    void thread_tmp_10_cast_mid2_fu_897_p1();
    void thread_tmp_10_mid2_cast_fu_893_p1();
    void thread_tmp_10_mid2_v_fu_886_p3();
    void thread_tmp_11_fu_584_p4();
    void thread_tmp_14_fu_763_p1();
    void thread_tmp_15_fu_766_p1();
    void thread_tmp_16_cast_fu_721_p1();
    void thread_tmp_17_cast_fu_724_p1();
    void thread_tmp_17_fu_496_p3();
    void thread_tmp_18_fu_959_p1();
    void thread_tmp_18_mid1_fu_1013_p1();
    void thread_tmp_19_cast_cast_fu_1152_p1();
    void thread_tmp_19_fu_1147_p2();
    void thread_tmp_20_fu_554_p3();
    void thread_tmp_20_mid1_fu_1363_p1();
    void thread_tmp_21_cast_fu_727_p1();
    void thread_tmp_21_fu_730_p1();
    void thread_tmp_21_mid227_v_fu_901_p3();
    void thread_tmp_21_mid2_fu_932_p2();
    void thread_tmp_21_mid2_v_fu_926_p3();
    void thread_tmp_25_fu_1281_p4();
    void thread_tmp_26_fu_740_p1();
    void thread_tmp_27_fu_1086_p1();
    void thread_tmp_28_fu_1095_p2();
    void thread_tmp_29_fu_1307_p2();
    void thread_tmp_2_fu_510_p4();
    void thread_tmp_31_fu_859_p2();
    void thread_tmp_31_not_mid2_fu_1078_p3();
    void thread_tmp_33_fu_1123_p2();
    void thread_tmp_34_fu_1338_p0();
    void thread_tmp_35_fu_1291_p1();
    void thread_tmp_37_fu_1238_p2();
    void thread_tmp_38_fu_1101_p3();
    void thread_tmp_39_cast_cast_fu_1243_p1();
    void thread_tmp_3_fu_520_p2();
    void thread_tmp_4_fu_568_p4();
    void thread_tmp_6_fu_526_p4();
    void thread_tmp_7_fu_744_p2();
    void thread_tmp_8_fu_578_p2();
    void thread_tmp_9_fu_750_p1();
    void thread_tmp_s_fu_753_p1();
    void thread_w_V_fu_1090_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
