<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm/aarch32/mpu/nxp_mpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('nxp__mpu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">nxp_mpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="nxp__mpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2017 Linaro Limited.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_MPU_NXP_MPU_H_</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_MPU_NXP_MPU_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;fsl_common.h&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab7147399f473563715028ef242d215b3">   13</a></span><span class="preprocessor">#define NXP_MPU_BASE SYSMPU_BASE</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a21a1ac0d36f7afb791f73b4266c29f70">   15</a></span><span class="preprocessor">#define NXP_MPU_REGION_NUMBER 12</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* Bus Master User Mode Access */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a7b4052cfa2a098b33448fd381ce154a9">   18</a></span><span class="preprocessor">#define UM_READ         4</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aef84434979e31bb7c9b90ddaa17b4ffd">   19</a></span><span class="preprocessor">#define UM_WRITE        2</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab5140794b05a3c2331d97ba4a3c4ed26">   20</a></span><span class="preprocessor">#define UM_EXEC         1</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a827ffa4bfa173421765be3af7d732b7d">   22</a></span><span class="preprocessor">#define BM0_UM_SHIFT    0</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab241d9fcbae38cab7dae9f38c5ec69f6">   23</a></span><span class="preprocessor">#define BM1_UM_SHIFT    6</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a43b74013e6cc3fd0263efd3dfb2083fc">   24</a></span><span class="preprocessor">#define BM2_UM_SHIFT    12</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a398f479f1d9a9085d75b1b5cdf62968b">   25</a></span><span class="preprocessor">#define BM3_UM_SHIFT    18</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Bus Master Supervisor Mode Access */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aeec3e5dfce7d167654f6073a0dac731e">   28</a></span><span class="preprocessor">#define SM_RWX_ALLOW    0</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a15ac6f38d430aa401c2df437a095e8af">   29</a></span><span class="preprocessor">#define SM_RX_ALLOW     1</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ac834b1a3618a4a361a766de8d8d9b729">   30</a></span><span class="preprocessor">#define SM_RW_ALLOW     2</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a9c450188b4f476319609a5eff9981013">   31</a></span><span class="preprocessor">#define SM_SAME_AS_UM   3</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a9a682bd5d2dfd42b17a251e7d75df108">   33</a></span><span class="preprocessor">#define BM0_SM_SHIFT    3</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab37c2c0b12942cb036dab45b213446fd">   34</a></span><span class="preprocessor">#define BM1_SM_SHIFT    9</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a1a07f20ecd6d1b553477a4d1b689e215">   35</a></span><span class="preprocessor">#define BM2_SM_SHIFT    15</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ac4701e5b2dabd074952b8a146f2752bb">   36</a></span><span class="preprocessor">#define BM3_SM_SHIFT    21</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a1bf58e90c0e0c756d46a312e49d257ac">   38</a></span><span class="preprocessor">#define BM4_WE_SHIFT    24</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a1eb38fe0712d071cb776310123402946">   39</a></span><span class="preprocessor">#define BM4_RE_SHIFT    25</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#ifdef CONFIG_USB_KINETIS</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#define BM4_PERMISSIONS ((1 &lt;&lt; BM4_RE_SHIFT) | (1 &lt;&lt; BM4_WE_SHIFT))</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a5714f056c45e223a683a59a7fc6997a7">   44</a></span><span class="preprocessor">#define BM4_PERMISSIONS 0</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Read Attribute */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aaf9c10295c149cc7f843d52a9993bc6e">   48</a></span><span class="preprocessor">#define MPU_REGION_READ  ((UM_READ &lt;&lt; BM0_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">                          (UM_READ &lt;&lt; BM1_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">                          (UM_READ &lt;&lt; BM2_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">                          (UM_READ &lt;&lt; BM3_UM_SHIFT))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Write Attribute */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a0c9f505077068c3466e0c5a147a77874">   54</a></span><span class="preprocessor">#define MPU_REGION_WRITE ((UM_WRITE &lt;&lt; BM0_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">                          (UM_WRITE &lt;&lt; BM1_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">                          (UM_WRITE &lt;&lt; BM2_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">                          (UM_WRITE &lt;&lt; BM3_UM_SHIFT))</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Execute Attribute */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aecde7abc56ba1104be002a478cb68c52">   60</a></span><span class="preprocessor">#define MPU_REGION_EXEC  ((UM_EXEC &lt;&lt; BM0_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                          (UM_EXEC &lt;&lt; BM1_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">                          (UM_EXEC &lt;&lt; BM2_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">                          (UM_EXEC &lt;&lt; BM3_UM_SHIFT))</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Super User Attributes */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a9efc4e45f22f3dab38d72bd45ff98019">   66</a></span><span class="preprocessor">#define MPU_REGION_SU    ((SM_SAME_AS_UM &lt;&lt; BM0_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                          (SM_SAME_AS_UM &lt;&lt; BM1_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">                          (SM_SAME_AS_UM &lt;&lt; BM2_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">                          (SM_SAME_AS_UM &lt;&lt; BM3_SM_SHIFT))</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a95d67eb3ec1451fdb29f8d813719a349">   71</a></span><span class="preprocessor">#define MPU_REGION_SU_RX ((SM_RX_ALLOW &lt;&lt; BM0_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">                          (SM_RX_ALLOW &lt;&lt; BM1_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                          (SM_RX_ALLOW &lt;&lt; BM2_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">                          (SM_RX_ALLOW &lt;&lt; BM3_SM_SHIFT))</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#afe53263c929f7b16590ce575b813a810">   76</a></span><span class="preprocessor">#define MPU_REGION_SU_RW ((SM_RW_ALLOW &lt;&lt; BM0_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                          (SM_RW_ALLOW &lt;&lt; BM1_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">                          (SM_RW_ALLOW &lt;&lt; BM2_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">                          (SM_RW_ALLOW &lt;&lt; BM3_SM_SHIFT))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab385c5e2584e7397e1664233d0e1a88b">   81</a></span><span class="preprocessor">#define MPU_REGION_SU_RWX ((SM_RWX_ALLOW &lt;&lt; BM0_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                           (SM_RWX_ALLOW &lt;&lt; BM1_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">                           (SM_RWX_ALLOW &lt;&lt; BM2_SM_SHIFT) | \</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">                           (SM_RWX_ALLOW &lt;&lt; BM3_SM_SHIFT))</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* The ENDADDR field has the last 5 bit reserved and set to 1 */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a754d89dc3b794e45d432b48a6f65919e">   87</a></span><span class="preprocessor">#define ENDADDR_ROUND(x) (x - 0x1F)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a83037f3495bf5755e88d39bbf4a259aa">   89</a></span><span class="preprocessor">#define REGION_USER_MODE_ATTR {(MPU_REGION_READ | \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">                                MPU_REGION_WRITE | \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">                                MPU_REGION_SU)}</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Some helper defines for common regions */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define REGION_RAM_ATTR   {((MPU_REGION_SU_RWX) | \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">                           ((UM_READ | UM_WRITE | UM_EXEC) &lt;&lt; BM3_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                           (BM4_PERMISSIONS))}</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define REGION_FLASH_ATTR {(MPU_REGION_SU_RWX)}</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a859d811feecb32c788b16a413e1b4781">  102</a></span><span class="preprocessor">#define REGION_RAM_ATTR   {((MPU_REGION_SU_RW) | \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                           ((UM_READ | UM_WRITE) &lt;&lt; BM3_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                           (BM4_PERMISSIONS))}</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aef333777108782979d84344af4bc51d6">  106</a></span><span class="preprocessor">#define REGION_FLASH_ATTR {(MPU_REGION_READ | \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">                           MPU_REGION_EXEC | \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                           MPU_REGION_SU)}</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a4ce0d123898b8cb22cb161c8d69c411f">  111</a></span><span class="preprocessor">#define REGION_IO_ATTR    {(MPU_REGION_READ | \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">                           MPU_REGION_WRITE | \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                           MPU_REGION_EXEC | \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">                           MPU_REGION_SU)}</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#af0fd70c24b3a61a7587a486c8035f305">  116</a></span><span class="preprocessor">#define REGION_RO_ATTR    {(MPU_REGION_READ | MPU_REGION_SU)}</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aa0fe2dcd3799fe21fa51d87f7ce0e28f">  118</a></span><span class="preprocessor">#define REGION_USER_RO_ATTR {(MPU_REGION_READ | \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                             MPU_REGION_SU)}</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* ENET (Master 3) and USB (Master 4) devices will not be able</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">to access RAM when the region is dynamically disabled in NXP MPU.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">DEBUGGER (Master 1) can&#39;t be disabled in Region 0. */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#adf8f684a3f851ee1915f7d11cb44fc77">  124</a></span><span class="preprocessor">#define REGION_DEBUGGER_AND_DEVICE_ATTR  {((MPU_REGION_SU) | \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                ((UM_READ | UM_WRITE) &lt;&lt; BM3_UM_SHIFT) | \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                (BM4_PERMISSIONS))}</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a92c302d8df1ca631080e48e30e5ce14d">  128</a></span><span class="preprocessor">#define REGION_DEBUG_ATTR  {MPU_REGION_SU}</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a96b453ef40506d7d33e28cd48bcc6de3">  130</a></span><span class="preprocessor">#define REGION_BACKGROUND_ATTR  {MPU_REGION_SU_RW}</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structnxp__mpu__region__attr.html">  132</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__region__attr.html">nxp_mpu_region_attr</a> {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        <span class="comment">/* NXP MPU region access permission attributes */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structnxp__mpu__region__attr.html#aed105c7df45c7b9dd4c2a0bf89f6b16f">  134</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structnxp__mpu__region__attr.html#aed105c7df45c7b9dd4c2a0bf89f6b16f">attr</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>};</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab9cc02d4320ccbc4385061ce7b92ced0">  137</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__region__attr.html">nxp_mpu_region_attr</a> <a class="code hl_struct" href="structnxp__mpu__region__attr.html">nxp_mpu_region_attr_t</a>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* Typedef for the k_mem_partition attribute*/</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html#aeb16f8a8402a7190081ac96093189f27">  141</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structk__mem__partition__attr__t.html#aeb16f8a8402a7190081ac96093189f27">ap_attr</a>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>} <a class="code hl_typedef" href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* Kernel macros for memory attribution</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * (access permissions and cache-ability).</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * The macros are to be stored in k_mem_partition_attr_t</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * objects.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Read-Write access permission attributes */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a73bc6803ccf24aad395089a4395bd22f">  152</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_NA_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">        {(MPU_REGION_SU)})</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a9b7cc3c51f518517031d76807470aa10">  154</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_WRITE | MPU_REGION_SU)})</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a6636a59c913e035646a1a9e5ed61559d">  156</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RO       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_SU_RW)})</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a3c52d13e42a66beb72d088ac56388951">  158</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">        {(MPU_REGION_SU_RW)})</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a708338371e91b5a3f2d44f9ae48849db">  160</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_SU)})</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">  162</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">        {(MPU_REGION_SU_RX)})</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* Execution-allowed attributes */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a29db5fb48087c0cae596ff212989ed24">  166</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RWX     ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_WRITE | \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">          MPU_REGION_EXEC | MPU_REGION_SU)})</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a81878d7a3177ef4c37ea3046da004c9a">  169</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RX      ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_EXEC | MPU_REGION_SU_RWX)})</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a78f9b21aa8b5c894db28328f5a1e2641">  171</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">        {(MPU_REGION_READ | MPU_REGION_EXEC | MPU_REGION_SU)})</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * @brief Evaluate Write-ability</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * Evaluate whether the access permissions include write-ability.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> *</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *             MPU attributes to be checked against write-ability.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#a7879968909ce2f0e33763ae1e2fc9d84">  182</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_WRITABLE(attr) \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">        ({ \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">                int __is_writable__; \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">                switch (attr.ap_attr) { \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">                case MPU_REGION_WRITE: \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">                case MPU_REGION_SU_RW: \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">                        __is_writable__ = 1; \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">                        break; \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">                default: \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">                        __is_writable__ = 0; \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">                } \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">                __is_writable__; \</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">        })</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * @brief Evaluate Execution allowance</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * Evaluate whether the access permissions include execution.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> *</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *             MPU attributes to be checked against execution</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *             allowance.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#ab6fb9b9c6c1c968a11ae80bfd70fec26">  205</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_EXECUTABLE(attr) \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">        ({ \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">                int __is_executable__; \</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">                switch (attr.ap_attr) { \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">                case MPU_REGION_SU_RX: \</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">                case MPU_REGION_EXEC: \</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">                        __is_executable__ = 1; \</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">                        break; \</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">                default: \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">                        __is_executable__ = 0; \</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">                } \</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">                __is_executable__; \</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">        })</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* Region definition data structure */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="structnxp__mpu__region.html">  221</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__region.html">nxp_mpu_region</a> {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <span class="comment">/* Region Base Address */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structnxp__mpu__region.html#a3289584e6804b01dae4c48cf0d747b24">  223</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structnxp__mpu__region.html#a3289584e6804b01dae4c48cf0d747b24">base</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        <span class="comment">/* Region End Address */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structnxp__mpu__region.html#aa983eb7eab91684bbd4748aad8157de6">  225</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structnxp__mpu__region.html#aa983eb7eab91684bbd4748aad8157de6">end</a>;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        <span class="comment">/* Region Name */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structnxp__mpu__region.html#a406476152c7d20e03129e7fe7c9ea21d">  227</a></span>        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structnxp__mpu__region.html#a406476152c7d20e03129e7fe7c9ea21d">name</a>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        <span class="comment">/* Region Attributes */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="structnxp__mpu__region.html#ae65b1431b50409b1db810dd7f286e286">  229</a></span>        <a class="code hl_struct" href="structnxp__mpu__region__attr.html">nxp_mpu_region_attr_t</a> <a class="code hl_variable" href="structnxp__mpu__region.html#ae65b1431b50409b1db810dd7f286e286">attr</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>};</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="nxp__mpu_8h.html#aa8d5b264821eea9086eadc256c1af90f">  232</a></span><span class="preprocessor">#define MPU_REGION_ENTRY(_name, _base, _end, _attr) \</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">                .name = _name, \</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">                .base = _base, \</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">                .end = _end, \</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">                .attr = _attr, \</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/* MPU configuration data structure */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structnxp__mpu__config.html">  241</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__config.html">nxp_mpu_config</a> {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        <span class="comment">/* Number of regions */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structnxp__mpu__config.html#ad51325039b504a0e74c59d4d87e0ed33">  243</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structnxp__mpu__config.html#ad51325039b504a0e74c59d4d87e0ed33">num_regions</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <span class="comment">/* Regions */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structnxp__mpu__config.html#a6d352013a71a0fc84d0d2736157dc05b">  245</a></span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__region.html">nxp_mpu_region</a> *<a class="code hl_variable" href="structnxp__mpu__config.html#a6d352013a71a0fc84d0d2736157dc05b">mpu_regions</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        <span class="comment">/* SRAM Region */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structnxp__mpu__config.html#a455003984c04d83251e3324ad56715fa">  247</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structnxp__mpu__config.html#a455003984c04d83251e3324ad56715fa">sram_region</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>};</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* Reference to the MPU configuration.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * This struct is defined and populated for each SoC (in the SoC definition),</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * and holds the build-time configuration information for the fixed MPU</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * regions enabled during kernel initialization. Dynamic MPU regions (e.g.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * for Thread Stack, Stack Guards, etc.) are programmed during runtime, thus,</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * not kept here.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structnxp__mpu__config.html">nxp_mpu_config</a> <a class="code hl_variable" href="nxp__mpu_8h.html#a07ea21656f7fd3c46d30eab43d5b2721">mpu_config</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define _ARCH_MEM_PARTITION_ALIGN_CHECK(start, size) \</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">        BUILD_ASSERT((size) % \</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">                CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0 &amp;&amp; \</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">                (size) &gt;= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE &amp;&amp; \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">                (uint32_t)(start) % CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0, \</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">                &quot;the size of the partition must align with minimum MPU \</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">                 region size&quot;</span> \</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                &quot; and greater than or equal to minimum MPU region size.&quot; \</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                &quot;start address of the partition must align with minimum MPU \</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                 region size.&quot;)</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_MPU_NXP_MPU_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarc_2arch_8h_html_a58f790e348e5e1c4a3962a134cfb505f"><div class="ttname"><a href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a></div><div class="ttdeci">uint32_t k_mem_partition_attr_t</div><div class="ttdef"><b>Definition:</b> arch.h:210</div></div>
<div class="ttc" id="anxp__mpu_8h_html_a07ea21656f7fd3c46d30eab43d5b2721"><div class="ttname"><a href="nxp__mpu_8h.html#a07ea21656f7fd3c46d30eab43d5b2721">mpu_config</a></div><div class="ttdeci">const struct nxp_mpu_config mpu_config</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html_aeb16f8a8402a7190081ac96093189f27"><div class="ttname"><a href="structk__mem__partition__attr__t.html#aeb16f8a8402a7190081ac96093189f27">k_mem_partition_attr_t::ap_attr</a></div><div class="ttdeci">uint32_t ap_attr</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:141</div></div>
<div class="ttc" id="astructnxp__mpu__config_html"><div class="ttname"><a href="structnxp__mpu__config.html">nxp_mpu_config</a></div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:241</div></div>
<div class="ttc" id="astructnxp__mpu__config_html_a455003984c04d83251e3324ad56715fa"><div class="ttname"><a href="structnxp__mpu__config.html#a455003984c04d83251e3324ad56715fa">nxp_mpu_config::sram_region</a></div><div class="ttdeci">uint32_t sram_region</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:247</div></div>
<div class="ttc" id="astructnxp__mpu__config_html_a6d352013a71a0fc84d0d2736157dc05b"><div class="ttname"><a href="structnxp__mpu__config.html#a6d352013a71a0fc84d0d2736157dc05b">nxp_mpu_config::mpu_regions</a></div><div class="ttdeci">const struct nxp_mpu_region * mpu_regions</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:245</div></div>
<div class="ttc" id="astructnxp__mpu__config_html_ad51325039b504a0e74c59d4d87e0ed33"><div class="ttname"><a href="structnxp__mpu__config.html#ad51325039b504a0e74c59d4d87e0ed33">nxp_mpu_config::num_regions</a></div><div class="ttdeci">uint32_t num_regions</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:243</div></div>
<div class="ttc" id="astructnxp__mpu__region__attr_html"><div class="ttname"><a href="structnxp__mpu__region__attr.html">nxp_mpu_region_attr</a></div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:132</div></div>
<div class="ttc" id="astructnxp__mpu__region__attr_html_aed105c7df45c7b9dd4c2a0bf89f6b16f"><div class="ttname"><a href="structnxp__mpu__region__attr.html#aed105c7df45c7b9dd4c2a0bf89f6b16f">nxp_mpu_region_attr::attr</a></div><div class="ttdeci">uint32_t attr</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:134</div></div>
<div class="ttc" id="astructnxp__mpu__region_html"><div class="ttname"><a href="structnxp__mpu__region.html">nxp_mpu_region</a></div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:221</div></div>
<div class="ttc" id="astructnxp__mpu__region_html_a3289584e6804b01dae4c48cf0d747b24"><div class="ttname"><a href="structnxp__mpu__region.html#a3289584e6804b01dae4c48cf0d747b24">nxp_mpu_region::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:223</div></div>
<div class="ttc" id="astructnxp__mpu__region_html_a406476152c7d20e03129e7fe7c9ea21d"><div class="ttname"><a href="structnxp__mpu__region.html#a406476152c7d20e03129e7fe7c9ea21d">nxp_mpu_region::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:227</div></div>
<div class="ttc" id="astructnxp__mpu__region_html_aa983eb7eab91684bbd4748aad8157de6"><div class="ttname"><a href="structnxp__mpu__region.html#aa983eb7eab91684bbd4748aad8157de6">nxp_mpu_region::end</a></div><div class="ttdeci">uint32_t end</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:225</div></div>
<div class="ttc" id="astructnxp__mpu__region_html_ae65b1431b50409b1db810dd7f286e286"><div class="ttname"><a href="structnxp__mpu__region.html#ae65b1431b50409b1db810dd7f286e286">nxp_mpu_region::attr</a></div><div class="ttdeci">nxp_mpu_region_attr_t attr</div><div class="ttdef"><b>Definition:</b> nxp_mpu.h:229</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_9781f966b74666fe2a685038130e4557.html">arm</a></li><li class="navelem"><a class="el" href="dir_b193b5ea49ea3ac1f9e27dd09717d0f0.html">aarch32</a></li><li class="navelem"><a class="el" href="dir_95a803cff4b1e33ba82ee614a54a5b61.html">mpu</a></li><li class="navelem"><a class="el" href="nxp__mpu_8h.html">nxp_mpu.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
