pub mod adc_trigger;
pub mod capture;
pub mod dac_trigger;
pub mod external_event;
pub mod fault;

use core::mem::MaybeUninit;

use crate::{
    gpio,
    rcc::{Enable, Reset},
    stm32::{HRTIM_COMMON, HRTIM_TIMA, HRTIM_TIMB, HRTIM_TIMC, HRTIM_TIMD, HRTIM_TIME, HRTIM_TIMF},
};
use stm32_hrtim::{
    control::{HrPwmControl, HrTimOngoingCalibration},
    output::{HrOut1, HrOut2, ToHrOut},
    DacResetTrigger, DacStepTrigger, HrParts, HrPwmBuilder,
};

pub use stm32_hrtim;

pub trait HrControltExt {
    fn hr_control(self, rcc: &mut crate::rcc::Rcc) -> HrTimOngoingCalibration;
}

impl HrControltExt for crate::stm32::HRTIM_COMMON {
    fn hr_control(self, rcc: &mut crate::rcc::Rcc) -> HrTimOngoingCalibration {
        HRTIM_COMMON::enable(rcc);
        HRTIM_COMMON::reset(rcc);

        // TODO: Verify that the HRTIM gets a clock of 100-170MHz as input
        // SAFETY: We have enabled the rcc
        unsafe { HrTimOngoingCalibration::hr_control() }
    }
}

pub trait HrPwmBuilderExt<TIM, PSCL, PINS: ToHrOut<TIM>, DacRst, DacStp>
where
    DacRst: DacResetTrigger,
    DacStp: DacStepTrigger,
{
    fn finalize(
        self,
        control: &mut HrPwmControl,
    ) -> HrParts<TIM, PSCL, PINS::Out<PSCL>, DacRst, DacStp>;
}

macro_rules! impl_finalize {
    ($($TIMX:ident),+) => {$(
        impl<PSCL, PINS, DacRst, DacStp> HrPwmBuilderExt<$TIMX, PSCL, PINS, DacRst, DacStp>
            for HrPwmBuilder<$TIMX, PSCL, stm32_hrtim::PreloadSource, PINS, DacRst, DacStp>
            where
                PSCL: stm32_hrtim::HrtimPrescaler,
                PINS: HrtimPin<$TIMX>,
                DacRst: DacResetTrigger,
                DacStp: DacStepTrigger
        {
            fn finalize(
                self,
                control: &mut HrPwmControl,
            ) -> HrParts<$TIMX, PSCL, <PINS as ToHrOut<$TIMX>>::Out<PSCL>, DacRst, DacStp> {
                let pins = self._init(control);
                pins.connect_to_hrtim();
                unsafe { MaybeUninit::uninit().assume_init() }
            }
        }
    )+};
}

impl_finalize! {
    HRTIM_TIMA,
    HRTIM_TIMB,
    HRTIM_TIMC,
    HRTIM_TIMD,
    HRTIM_TIME,
    HRTIM_TIMF
}

use gpio::{
    gpioa::{PA10, PA11, PA8, PA9},
    gpioc::PC8,
};

use gpio::{
    gpiob::{PB12, PB13, PB14, PB15},
    gpioc::PC9,
};

use gpio::gpioc::{PC6, PC7};

pub trait HrtimPin<TIM>: ToHrOut<TIM> {
    fn connect_to_hrtim(self);
}

impl<TIM, PA, PB> HrtimPin<TIM> for (PA, PB)
where
    PA: HrtimPin<TIM>,
    PB: HrtimPin<TIM>,
{
    fn connect_to_hrtim(self) {
        self.0.connect_to_hrtim();
        self.1.connect_to_hrtim();
    }
}

macro_rules! pins_helper {
    ($TIMX:ty, $HrOutY:ident, $CHY:ident<$CHY_AF:literal>) => {
        //impl sealed::Sealed<$TIMX> for $CHY<GpioInputMode> {}

        unsafe impl<DacRst, DacStp> ToHrOut<$TIMX, DacRst, DacStp> for $CHY<gpio::DefaultMode>
        where
            DacRst: DacResetTrigger,
            DacStp: DacStepTrigger,
        {
            type Out<PSCL> = $HrOutY<$TIMX, PSCL, DacRst, DacStp>;
        }

        impl HrtimPin<$TIMX> for $CHY<gpio::DefaultMode> {
            // Pin<Gpio, Index, Alternate<PushPull, AF>>
            fn connect_to_hrtim(self) {
                let _: $CHY<gpio::Alternate<{ $CHY_AF }>> = self.into_alternate();
            }
        }
    };
}

macro_rules! pins {
    ($($TIMX:ty: CH1: $CH1:ident<$CH1_AF:literal>, CH2: $CH2:ident<$CH2_AF:literal>),+) => {$(
        pins_helper!($TIMX, HrOut1, $CH1<$CH1_AF>);
        pins_helper!($TIMX, HrOut2, $CH2<$CH2_AF>);
    )+};
}

pins! {
    HRTIM_TIMA: CH1: PA8<13>,  CH2: PA9<13>,
    HRTIM_TIMB: CH1: PA10<13>, CH2: PA11<13>,
    HRTIM_TIMC: CH1: PB12<13>, CH2: PB13<13>,
    HRTIM_TIMD: CH1: PB14<13>, CH2: PB15<13>,
    HRTIM_TIME: CH1: PC8<3>,   CH2: PC9<3>,
    HRTIM_TIMF: CH1: PC6<13>,  CH2: PC7<13>
}
