

================================================================
== Vitis HLS Report for 'Cipher'
================================================================
* Date:           Sun Jan 26 18:45:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  1.040 us|  1.040 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val"   --->   Operation 25 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_loc = alloca i64 1"   --->   Operation 26 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc30 = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 29 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%t_1_loc = alloca i64 1"   --->   Operation 30 'alloca' 't_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 33 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%t_2_loc = alloca i64 1"   --->   Operation 34 'alloca' 't_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 35 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 36 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 37 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%t_3_loc = alloca i64 1"   --->   Operation 38 'alloca' 't_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 39 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i64 1"   --->   Operation 40 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 41 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 46 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 47 'getelementptr' 'buf_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 48 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 49 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 49 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 50 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 51 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 52 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 53 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 53 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 54 [2/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 54 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 55 [2/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 55 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 2" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 56 'getelementptr' 'buf_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 57 'getelementptr' 'buf_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 58 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 59 [1/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 59 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [2/2] (2.32ns)   --->   "%temp_8 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 60 'load' 'temp_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 61 [2/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 61 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 62 'getelementptr' 'buf_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 14" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 63 'getelementptr' 'buf_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (2.32ns)   --->   "%temp_8 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 64 'load' 'temp_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 65 [1/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 65 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 66 [2/2] (2.32ns)   --->   "%temp_9 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 66 'load' 'temp_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 67 [2/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 67 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 3" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 68 'getelementptr' 'buf_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 15" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 69 'getelementptr' 'buf_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%temp_9 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 70 'load' 'temp_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 71 [1/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 71 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 72 [2/2] (2.32ns)   --->   "%temp_10 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 72 'load' 'temp_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 73 [2/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 73 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 74 'getelementptr' 'buf_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 7" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 75 'getelementptr' 'buf_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/2] (2.32ns)   --->   "%temp_10 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 76 'load' 'temp_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 77 [1/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 77 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [2/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 78 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 79 [2/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 79 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 0"   --->   Operation 80 'getelementptr' 'buf_r_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%buf_r_addr_13 = getelementptr i8 %buf_r, i64 0, i64 4"   --->   Operation 81 'getelementptr' 'buf_r_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 82 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 83 [1/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 83 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 84 [2/2] (2.32ns)   --->   "%buf_r_load_11 = load i4 %buf_r_addr_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 84 'load' 'buf_r_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 85 [2/2] (2.32ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 85 'load' 'buf_r_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%buf_r_addr_14 = getelementptr i8 %buf_r, i64 0, i64 8"   --->   Operation 86 'getelementptr' 'buf_r_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 12"   --->   Operation 87 'getelementptr' 'buf_r_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/2] (2.32ns)   --->   "%buf_r_load_11 = load i4 %buf_r_addr_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 88 'load' 'buf_r_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 89 [1/2] (2.32ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 89 'load' 'buf_r_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 90 [2/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 90 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 91 [2/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 91 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 92 [1/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 92 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 93 [1/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 93 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 94 [2/2] (1.58ns)   --->   "%call_ln289 = call void @Cipher_Pipeline_VITIS_LOOP_424_1, i8 %buf_r_load_9, i8 %temp_9, i8 %temp, i8 %buf_r_load_14, i8 %buf_r_load_10, i8 %temp_8, i8 %buf_r_load_2, i8 %buf_r_load_13, i8 %temp_10, i8 %buf_r_load_6, i8 %buf_r_load_1, i8 %buf_r_load_12, i8 %buf_r_load_8, i8 %buf_r_load_4, i8 %buf_r_load, i8 %buf_r_load_11, i1536 %RoundKey_val_read, i8 %p_loc, i8 %p_loc20, i8 %p_loc21, i8 %t_3_loc, i8 %p_loc22, i8 %p_loc23, i8 %p_loc24, i8 %t_2_loc, i8 %p_loc25, i8 %p_loc26, i8 %p_loc27, i8 %t_1_loc, i8 %p_loc28, i8 %p_loc29, i8 %p_loc30, i8 %t_loc, i8 %sbox" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 94 'call' 'call_ln289' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln289 = call void @Cipher_Pipeline_VITIS_LOOP_424_1, i8 %buf_r_load_9, i8 %temp_9, i8 %temp, i8 %buf_r_load_14, i8 %buf_r_load_10, i8 %temp_8, i8 %buf_r_load_2, i8 %buf_r_load_13, i8 %temp_10, i8 %buf_r_load_6, i8 %buf_r_load_1, i8 %buf_r_load_12, i8 %buf_r_load_8, i8 %buf_r_load_4, i8 %buf_r_load, i8 %buf_r_load_11, i1536 %RoundKey_val_read, i8 %p_loc, i8 %p_loc20, i8 %p_loc21, i8 %t_3_loc, i8 %p_loc22, i8 %p_loc23, i8 %p_loc24, i8 %t_2_loc, i8 %p_loc25, i8 %p_loc26, i8 %p_loc27, i8 %t_1_loc, i8 %p_loc28, i8 %p_loc29, i8 %p_loc30, i8 %t_loc, i8 %sbox" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 95 'call' 'call_ln289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc30_load = load i8 %p_loc30"   --->   Operation 96 'load' 'p_loc30_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%t_loc_load = load i8 %t_loc"   --->   Operation 97 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %t_loc_load, i4 %buf_r_addr_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 98 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln272 = store i8 %p_loc30_load, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 99 'store' 'store_ln272' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%p_loc28_load = load i8 %p_loc28"   --->   Operation 100 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%p_loc29_load = load i8 %p_loc29"   --->   Operation 101 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln279 = store i8 %p_loc29_load, i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 102 'store' 'store_ln279' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln288 = store i8 %p_loc28_load, i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 103 'store' 'store_ln288' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc27_load = load i8 %p_loc27"   --->   Operation 104 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%t_1_loc_load = load i8 %t_1_loc"   --->   Operation 105 'load' 't_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %t_1_loc_load, i4 %buf_r_addr_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 106 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln273 = store i8 %p_loc27_load, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 107 'store' 'store_ln273' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc25_load = load i8 %p_loc25"   --->   Operation 108 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%p_loc26_load = load i8 %p_loc26"   --->   Operation 109 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %p_loc26_load, i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 110 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln291 = store i8 %p_loc25_load, i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:291->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 111 'store' 'store_ln291' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%p_loc24_load = load i8 %p_loc24"   --->   Operation 112 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%t_2_loc_load = load i8 %t_2_loc"   --->   Operation 113 'load' 't_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %t_2_loc_load, i4 %buf_r_addr_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 114 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln274 = store i8 %p_loc24_load, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 115 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%p_loc22_load = load i8 %p_loc22"   --->   Operation 116 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%p_loc23_load = load i8 %p_loc23"   --->   Operation 117 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln280 = store i8 %p_loc23_load, i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 118 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln290 = store i8 %p_loc22_load, i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 119 'store' 'store_ln290' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%p_loc21_load = load i8 %p_loc21"   --->   Operation 120 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%t_3_loc_load = load i8 %t_3_loc"   --->   Operation 121 'load' 't_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %t_3_loc_load, i4 %buf_r_addr_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 122 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln275 = store i8 %p_loc21_load, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:275->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 123 'store' 'store_ln275' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 124 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%p_loc20_load = load i8 %p_loc20"   --->   Operation 125 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %p_loc20_load, i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 126 'store' 'store_ln284' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %p_loc_load, i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 127 'store' 'store_ln289' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i1536 %RoundKey_val_read"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i1536 %RoundKey_val_read"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln436 = ret" [../../tiny-AES-c-mod/aes.c:436]   --->   Operation 131 'ret' 'ret_ln436' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('buf_r_addr', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) [21]  (0.000 ns)
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [40]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [40]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_1', ../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [42]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [44]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [46]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [48]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_9', ../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [50]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_11', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'buf_r' [52]  (2.322 ns)

 <State 13>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_13', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'buf_r' [54]  (2.322 ns)
	'call' operation 0 bit ('call_ln289', ../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427) to 'Cipher_Pipeline_VITIS_LOOP_424_1' [56]  (1.588 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('t_loc_load') on local variable 't_loc' [72]  (0.000 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 't_loc_load' on array 'buf_r' [73]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('p_loc29_load') on local variable 'p_loc29' [70]  (0.000 ns)
	'store' operation 0 bit ('store_ln279', ../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427) of variable 'p_loc29_load' on array 'buf_r' [75]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('t_1_loc_load') on local variable 't_1_loc' [68]  (0.000 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 't_1_loc_load' on array 'buf_r' [77]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('p_loc26_load') on local variable 'p_loc26' [66]  (0.000 ns)
	'store' operation 0 bit ('store_ln283', ../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427) of variable 'p_loc26_load' on array 'buf_r' [79]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('t_2_loc_load') on local variable 't_2_loc' [64]  (0.000 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 't_2_loc_load' on array 'buf_r' [81]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('p_loc23_load') on local variable 'p_loc23' [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln280', ../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427) of variable 'p_loc23_load' on array 'buf_r' [83]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('t_3_loc_load') on local variable 't_3_loc' [60]  (0.000 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 't_3_loc_load' on array 'buf_r' [85]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('p_loc20_load') on local variable 'p_loc20' [58]  (0.000 ns)
	'store' operation 0 bit ('store_ln284', ../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427) of variable 'p_loc20_load' on array 'buf_r' [87]  (2.322 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
