Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 00:07:24 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           36 |
| Yes          | No                    | No                     |             264 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|  deb_s0/D[0]            |                                  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | LCDstringer/lcd1/lcd_enable1_out |                                      |                1 |              1 |         1.00 |
|  led_enable_reg_i_2_n_2 |                                  |                                      |                1 |              1 |         1.00 |
|  randomize_reg_i_2_n_2  |                                  |                                      |                1 |              1 |         1.00 |
|  rand_reset_reg_i_2_n_2 |                                  |                                      |                1 |              1 |         1.00 |
|  deb_s2/E[0]            |                                  |                                      |                1 |              2 |         2.00 |
|  deb_s0/E[0]            |                                  |                                      |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG          | LCDstringer/lcd1/state_reg[3]    |                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | LCDstringer/lcd1/state_reg[0]    |                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | LCDstringer/address[7]_i_1_n_2   |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | LCDstringer/lcd1/lcd_regsel0     |                                      |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | LCDstringer/lcd1/p_0_in          |                                      |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG          |                                  | simon_color_ctrl/timer[0]_i_1__0_n_2 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG          |                                  | deb_s1/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG          |                                  | deb_s2/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG          |                                  | deb_s3/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG          |                                  | deb_s0/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG          |                                  |                                      |               12 |             23 |         1.92 |
|  clk_IBUF_BUFG          |                                  | seq_timer_reset                      |                7 |             26 |         3.71 |
|  n_1_532_BUFG           |                                  |                                      |               11 |             33 |         3.00 |
|  clk_IBUF_BUFG          | seq_t/E[0]                       | rand_reset                           |                5 |             34 |         6.80 |
|  n_0_357_BUFG           |                                  |                                      |               20 |             55 |         2.75 |
|  clk_IBUF_BUFG          | LCDstringer/line1[126]_i_1_n_2   |                                      |               15 |            109 |         7.27 |
|  clk_IBUF_BUFG          | LCDstringer/line2[126]_i_1_n_2   |                                      |               15 |            111 |         7.40 |
+-------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+


