
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 06:03:37 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fnmadd.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fnmadd_b5 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fnmadd_b5)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x5,test_dataset_0)
RVTEST_SIGBASE(x4,signature_x4_1)

inst_0:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x10, rs2==x18, rs3==x10, rd==x7,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x10; op2:x18; op3:x10; dest:x7; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a57; valaddr_reg:x5; val_offset:0*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x7, x10, x18, x10, dyn, 0, 0, x5, 0*FLEN/8, x11, x4, x6)

inst_1:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x8, rs2==x2, rs3==x2, rd==x3,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x8; op2:x2; op3:x2; dest:x3; op1val:0x7a57; op2val:0x3c24;
op3val:0x3c24; valaddr_reg:x5; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x3, x8, x2, x2, dyn, 32, 0, x5, 3*FLEN/8, x11, x4, x6)

inst_2:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x31, rs2==x29, rs3==x19, rd==x17,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x31; op2:x29; op3:x19; dest:x17; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x5; val_offset:6*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x17, x31, x29, x19, dyn, 64, 0, x5, 6*FLEN/8, x11, x4, x6)

inst_3:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x2, rs2==x15, rs3==x21, rd==x15,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x2; op2:x15; op3:x21; dest:x15; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x5; val_offset:9*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x15, x2, x15, x21, dyn, 96, 0, x5, 9*FLEN/8, x11, x4, x6)

inst_4:
// rs1 == rd == rs3 != rs2, rs1==x18, rs2==x1, rs3==x18, rd==x18,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x18; op2:x1; op3:x18; dest:x18; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a57; valaddr_reg:x5; val_offset:12*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x18, x18, x1, x18, dyn, 128, 0, x5, 12*FLEN/8, x11, x4, x6)

inst_5:
// rs1 == rs2 == rs3 != rd, rs1==x14, rs2==x14, rs3==x14, rd==x12,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x14; op2:x14; op3:x14; dest:x12; op1val:0x77c1; op2val:0x77c1;
op3val:0x77c1; valaddr_reg:x5; val_offset:15*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x12, x14, x14, x14, dyn, 0, 0, x5, 15*FLEN/8, x11, x4, x6)

inst_6:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x25, rs2==x25, rs3==x12, rd==x13,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x25; op2:x25; op3:x12; dest:x13; op1val:0x77c1; op2val:0x77c1;
op3val:0x742f; valaddr_reg:x5; val_offset:18*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x13, x25, x25, x12, dyn, 32, 0, x5, 18*FLEN/8, x11, x4, x6)

inst_7:
// rd == rs2 == rs3 != rs1, rs1==x20, rs2==x16, rs3==x16, rd==x16,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x20; op2:x16; op3:x16; dest:x16; op1val:0x77c1; op2val:0x3850;
op3val:0x3850; valaddr_reg:x5; val_offset:21*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x16, x20, x16, x16, dyn, 64, 0, x5, 21*FLEN/8, x11, x4, x6)

inst_8:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x9, rs2==x24, rs3==x1, rd==x9,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x9; op2:x24; op3:x1; dest:x9; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x5; val_offset:24*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x9, x9, x24, x1, dyn, 96, 0, x5, 24*FLEN/8, x11, x4, x6)

inst_9:
// rs1 == rs2 == rs3 == rd, rs1==x22, rs2==x22, rs3==x22, rd==x22,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x22; op2:x22; op3:x22; dest:x22; op1val:0x77c1; op2val:0x77c1;
op3val:0x77c1; valaddr_reg:x5; val_offset:27*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x22, x22, x22, x22, dyn, 128, 0, x5, 27*FLEN/8, x11, x4, x6)

inst_10:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x29, rs2==x28, rs3==x20, rd==x20,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x29; op2:x28; op3:x20; dest:x20; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x5; val_offset:30*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x20, x29, x28, x20, dyn, 0, 0, x5, 30*FLEN/8, x11, x4, x6)

inst_11:
// rs1 == rs2 == rd != rs3, rs1==x19, rs2==x19, rs3==x0, rd==x19,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x19; op2:x19; op3:x0; dest:x19; op1val:0x4fa5; op2val:0x4fa5;
op3val:0x0; valaddr_reg:x5; val_offset:33*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x19, x19, x19, x0, dyn, 32, 0, x5, 33*FLEN/8, x11, x4, x6)
RVTEST_VALBASEUPD(x1,test_dataset_1)

inst_12:
// rs1==x28, rs2==x23, rs3==x30, rd==x14,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x28; op2:x23; op3:x30; dest:x14; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x1; val_offset:0*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x14, x28, x23, x30, dyn, 64, 0, x1, 0*FLEN/8, x17, x4, x6)

inst_13:
// rs1==x15, rs2==x5, rs3==x8, rd==x21,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x15; op2:x5; op3:x8; dest:x21; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x1; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x21, x15, x5, x8, dyn, 96, 0, x1, 3*FLEN/8, x17, x4, x6)
RVTEST_SIGBASE(x2,signature_x2_0)

inst_14:
// rs1==x16, rs2==x26, rs3==x31, rd==x29,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x16; op2:x26; op3:x31; dest:x29; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x1; val_offset:6*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x29, x16, x26, x31, dyn, 128, 0, x1, 6*FLEN/8, x17, x2, x8)

inst_15:
// rs1==x13, rs2==x30, rs3==x5, rd==x27,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x13; op2:x30; op3:x5; dest:x27; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x1; val_offset:9*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x27, x13, x30, x5, dyn, 0, 0, x1, 9*FLEN/8, x17, x2, x8)

inst_16:
// rs1==x11, rs2==x10, rs3==x27, rd==x23,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x11; op2:x10; op3:x27; dest:x23; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x1; val_offset:12*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x23, x11, x10, x27, dyn, 32, 0, x1, 12*FLEN/8, x17, x2, x8)

inst_17:
// rs1==x3, rs2==x13, rs3==x17, rd==x25,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x3; op2:x13; op3:x17; dest:x25; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x1; val_offset:15*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x25, x3, x13, x17, dyn, 64, 0, x1, 15*FLEN/8, x17, x2, x8)

inst_18:
// rs1==x4, rs2==x7, rs3==x29, rd==x26,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x4; op2:x7; op3:x29; dest:x26; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x1; val_offset:18*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x26, x4, x7, x29, dyn, 96, 0, x1, 18*FLEN/8, x17, x2, x8)

inst_19:
// rs1==x27, rs2==x12, rs3==x4, rd==x30,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x27; op2:x12; op3:x4; dest:x30; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x1; val_offset:21*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x30, x27, x12, x4, dyn, 128, 0, x1, 21*FLEN/8, x17, x2, x8)

inst_20:
// rs1==x12, rs2==x6, rs3==x7, rd==x0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x12; op2:x6; op3:x7; dest:x0; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x1; val_offset:24*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x0, x12, x6, x7, dyn, 0, 0, x1, 24*FLEN/8, x17, x2, x8)

inst_21:
// rs1==x5, rs2==x4, rs3==x23, rd==x31,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x5; op2:x4; op3:x23; dest:x31; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x1; val_offset:27*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x5, x4, x23, dyn, 32, 0, x1, 27*FLEN/8, x17, x2, x8)

inst_22:
// rs1==x30, rs2==x9, rs3==x26, rd==x11,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x9; op3:x26; dest:x11; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x1; val_offset:30*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x11, x30, x9, x26, dyn, 64, 0, x1, 30*FLEN/8, x17, x2, x8)
RVTEST_VALBASEUPD(x9,test_dataset_2)

inst_23:
// rs1==x24, rs2==x21, rs3==x13, rd==x28,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x24; op2:x21; op3:x13; dest:x28; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x9; val_offset:0*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x28, x24, x21, x13, dyn, 96, 0, x9, 0*FLEN/8, x12, x2, x8)

inst_24:
// rs1==x23, rs2==x17, rs3==x28, rd==x1,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x23; op2:x17; op3:x28; dest:x1; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x9; val_offset:3*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x1, x23, x17, x28, dyn, 128, 0, x9, 3*FLEN/8, x12, x2, x8)

inst_25:
// rs1==x17, rs2==x0, rs3==x24, rd==x6,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x17; op2:x0; op3:x24; dest:x6; op1val:0x745c; op2val:0x0;
op3val:0x7a69; valaddr_reg:x9; val_offset:6*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x6, x17, x0, x24, dyn, 0, 0, x9, 6*FLEN/8, x12, x2, x8)

inst_26:
// rs1==x0, rs2==x11, rs3==x25, rd==x24,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x0; op2:x11; op3:x25; dest:x24; op1val:0x0; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:9*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x24, x0, x11, x25, dyn, 32, 0, x9, 9*FLEN/8, x12, x2, x8)

inst_27:
// rs1==x6, rs2==x27, rs3==x9, rd==x4,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x6; op2:x27; op3:x9; dest:x4; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:12*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x4, x6, x27, x9, dyn, 64, 0, x9, 12*FLEN/8, x12, x2, x8)

inst_28:
// rs1==x1, rs2==x20, rs3==x11, rd==x10,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x1; op2:x20; op3:x11; dest:x10; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:15*FLEN/8; rmval:dyn;
testreg:x8; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x10, x1, x20, x11, dyn, 96, 0, x9, 15*FLEN/8, x12, x2, x8)

inst_29:
// rs1==x21, rs2==x8, rs3==x15, rd==x5,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x21; op2:x8; op3:x15; dest:x5; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:18*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x5, x21, x8, x15, dyn, 128, 0, x9, 18*FLEN/8, x12, x2, x4)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_30:
// rs1==x7, rs2==x31, rs3==x6, rd==x8,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x7; op2:x31; op3:x6; dest:x8; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x9; val_offset:21*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x8, x7, x31, x6, dyn, 0, 0, x9, 21*FLEN/8, x12, x1, x4)

inst_31:
// rs1==x26,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x26; op2:x7; op3:x28; dest:x6; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x9; val_offset:24*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x6, x26, x7, x28, dyn, 32, 0, x9, 24*FLEN/8, x12, x1, x4)

inst_32:
// rs2==x3,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x28; op2:x3; op3:x12; dest:x17; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x9; val_offset:27*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x17, x28, x3, x12, dyn, 64, 0, x9, 27*FLEN/8, x12, x1, x4)

inst_33:
// rs3==x3,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x31; op2:x11; op3:x3; dest:x7; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x9; val_offset:30*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x7, x31, x11, x3, dyn, 96, 0, x9, 30*FLEN/8, x12, x1, x4)

inst_34:
// rd==x2,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x28; op2:x14; op3:x3; dest:x2; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x9; val_offset:33*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x2, x28, x14, x3, dyn, 128, 0, x9, 33*FLEN/8, x12, x1, x4)

inst_35:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x9; val_offset:36*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 36*FLEN/8, x12, x1, x4)

inst_36:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x9; val_offset:39*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 39*FLEN/8, x12, x1, x4)

inst_37:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x9; val_offset:42*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 42*FLEN/8, x12, x1, x4)

inst_38:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x9; val_offset:45*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 45*FLEN/8, x12, x1, x4)

inst_39:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x9; val_offset:48*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 48*FLEN/8, x12, x1, x4)

inst_40:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x9; val_offset:51*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 51*FLEN/8, x12, x1, x4)

inst_41:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x9; val_offset:54*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 54*FLEN/8, x12, x1, x4)

inst_42:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x9; val_offset:57*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 57*FLEN/8, x12, x1, x4)

inst_43:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x9; val_offset:60*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 60*FLEN/8, x12, x1, x4)

inst_44:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x9; val_offset:63*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 63*FLEN/8, x12, x1, x4)

inst_45:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x9; val_offset:66*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 66*FLEN/8, x12, x1, x4)

inst_46:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x9; val_offset:69*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 69*FLEN/8, x12, x1, x4)

inst_47:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x9; val_offset:72*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 72*FLEN/8, x12, x1, x4)

inst_48:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x9; val_offset:75*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 75*FLEN/8, x12, x1, x4)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x9; val_offset:78*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 78*FLEN/8, x12, x1, x4)

inst_50:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x9; val_offset:81*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 81*FLEN/8, x12, x1, x4)

inst_51:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x9; val_offset:84*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 84*FLEN/8, x12, x1, x4)

inst_52:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x9; val_offset:87*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 87*FLEN/8, x12, x1, x4)

inst_53:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x9; val_offset:90*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 90*FLEN/8, x12, x1, x4)

inst_54:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x9; val_offset:93*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 93*FLEN/8, x12, x1, x4)

inst_55:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x9; val_offset:96*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 96*FLEN/8, x12, x1, x4)

inst_56:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x9; val_offset:99*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 99*FLEN/8, x12, x1, x4)

inst_57:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x9; val_offset:102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 102*FLEN/8, x12, x1, x4)

inst_58:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x9; val_offset:105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 105*FLEN/8, x12, x1, x4)

inst_59:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x9; val_offset:108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 108*FLEN/8, x12, x1, x4)

inst_60:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x9; val_offset:111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 111*FLEN/8, x12, x1, x4)

inst_61:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x9; val_offset:114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 114*FLEN/8, x12, x1, x4)

inst_62:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x9; val_offset:117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 117*FLEN/8, x12, x1, x4)

inst_63:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x9; val_offset:120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 120*FLEN/8, x12, x1, x4)

inst_64:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x9; val_offset:123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 123*FLEN/8, x12, x1, x4)

inst_65:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x9; val_offset:126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 126*FLEN/8, x12, x1, x4)

inst_66:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x9; val_offset:129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 129*FLEN/8, x12, x1, x4)

inst_67:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x9; val_offset:132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 132*FLEN/8, x12, x1, x4)

inst_68:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x9; val_offset:135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 135*FLEN/8, x12, x1, x4)

inst_69:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x9; val_offset:138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 138*FLEN/8, x12, x1, x4)

inst_70:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x9; val_offset:141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 141*FLEN/8, x12, x1, x4)

inst_71:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x9; val_offset:144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 144*FLEN/8, x12, x1, x4)

inst_72:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x9; val_offset:147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 147*FLEN/8, x12, x1, x4)

inst_73:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x9; val_offset:150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 150*FLEN/8, x12, x1, x4)

inst_74:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x9; val_offset:153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 153*FLEN/8, x12, x1, x4)

inst_75:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x9; val_offset:156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 156*FLEN/8, x12, x1, x4)

inst_76:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x9; val_offset:159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 159*FLEN/8, x12, x1, x4)

inst_77:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x9; val_offset:162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 162*FLEN/8, x12, x1, x4)

inst_78:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x9; val_offset:165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 165*FLEN/8, x12, x1, x4)

inst_79:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x9; val_offset:168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 168*FLEN/8, x12, x1, x4)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x9; val_offset:171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 171*FLEN/8, x12, x1, x4)

inst_81:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x9; val_offset:174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 174*FLEN/8, x12, x1, x4)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x9; val_offset:177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 177*FLEN/8, x12, x1, x4)

inst_83:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x9; val_offset:180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 180*FLEN/8, x12, x1, x4)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x9; val_offset:183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 183*FLEN/8, x12, x1, x4)

inst_85:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x9; val_offset:186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 186*FLEN/8, x12, x1, x4)

inst_86:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x9; val_offset:189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 189*FLEN/8, x12, x1, x4)

inst_87:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x9; val_offset:192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 192*FLEN/8, x12, x1, x4)

inst_88:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x9; val_offset:195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 195*FLEN/8, x12, x1, x4)

inst_89:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x9; val_offset:198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 198*FLEN/8, x12, x1, x4)

inst_90:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x9; val_offset:201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 201*FLEN/8, x12, x1, x4)

inst_91:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x9; val_offset:204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 204*FLEN/8, x12, x1, x4)

inst_92:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x9; val_offset:207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 207*FLEN/8, x12, x1, x4)

inst_93:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x9; val_offset:210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 210*FLEN/8, x12, x1, x4)

inst_94:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x9; val_offset:213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 213*FLEN/8, x12, x1, x4)

inst_95:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x9; val_offset:216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 216*FLEN/8, x12, x1, x4)

inst_96:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x9; val_offset:219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 219*FLEN/8, x12, x1, x4)

inst_97:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x9; val_offset:222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 222*FLEN/8, x12, x1, x4)

inst_98:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x9; val_offset:225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 225*FLEN/8, x12, x1, x4)

inst_99:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x9; val_offset:228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 228*FLEN/8, x12, x1, x4)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x9; val_offset:231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 231*FLEN/8, x12, x1, x4)

inst_101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x9; val_offset:234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 234*FLEN/8, x12, x1, x4)

inst_102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x9; val_offset:237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 237*FLEN/8, x12, x1, x4)

inst_103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x9; val_offset:240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 240*FLEN/8, x12, x1, x4)

inst_104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x9; val_offset:243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 243*FLEN/8, x12, x1, x4)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x9; val_offset:246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 246*FLEN/8, x12, x1, x4)

inst_106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x9; val_offset:249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 249*FLEN/8, x12, x1, x4)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x9; val_offset:252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 252*FLEN/8, x12, x1, x4)

inst_108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x9; val_offset:255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 255*FLEN/8, x12, x1, x4)

inst_109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x9; val_offset:258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 258*FLEN/8, x12, x1, x4)

inst_110:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x9; val_offset:261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 261*FLEN/8, x12, x1, x4)

inst_111:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x9; val_offset:264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 264*FLEN/8, x12, x1, x4)

inst_112:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x9; val_offset:267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 267*FLEN/8, x12, x1, x4)

inst_113:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x9; val_offset:270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 270*FLEN/8, x12, x1, x4)

inst_114:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x9; val_offset:273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 273*FLEN/8, x12, x1, x4)

inst_115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x9; val_offset:276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 276*FLEN/8, x12, x1, x4)

inst_116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x9; val_offset:279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 279*FLEN/8, x12, x1, x4)

inst_117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x9; val_offset:282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 282*FLEN/8, x12, x1, x4)

inst_118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x9; val_offset:285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 285*FLEN/8, x12, x1, x4)

inst_119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x9; val_offset:288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 288*FLEN/8, x12, x1, x4)

inst_120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x9; val_offset:291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 291*FLEN/8, x12, x1, x4)

inst_121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x9; val_offset:294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 294*FLEN/8, x12, x1, x4)

inst_122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x9; val_offset:297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 297*FLEN/8, x12, x1, x4)

inst_123:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x9; val_offset:300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 300*FLEN/8, x12, x1, x4)

inst_124:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x9; val_offset:303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 303*FLEN/8, x12, x1, x4)

inst_125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x9; val_offset:306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 306*FLEN/8, x12, x1, x4)

inst_126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x9; val_offset:309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 309*FLEN/8, x12, x1, x4)

inst_127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x9; val_offset:312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 312*FLEN/8, x12, x1, x4)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x9; val_offset:315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 315*FLEN/8, x12, x1, x4)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x9; val_offset:318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 318*FLEN/8, x12, x1, x4)

inst_130:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x9; val_offset:321*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 321*FLEN/8, x12, x1, x4)

inst_131:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x9; val_offset:324*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 324*FLEN/8, x12, x1, x4)

inst_132:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x9; val_offset:327*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 327*FLEN/8, x12, x1, x4)

inst_133:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x9; val_offset:330*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 330*FLEN/8, x12, x1, x4)

inst_134:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x9; val_offset:333*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 333*FLEN/8, x12, x1, x4)

inst_135:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x9; val_offset:336*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 336*FLEN/8, x12, x1, x4)

inst_136:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x9; val_offset:339*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 339*FLEN/8, x12, x1, x4)

inst_137:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x9; val_offset:342*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 342*FLEN/8, x12, x1, x4)

inst_138:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x9; val_offset:345*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 345*FLEN/8, x12, x1, x4)

inst_139:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x9; val_offset:348*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 348*FLEN/8, x12, x1, x4)

inst_140:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x9; val_offset:351*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 351*FLEN/8, x12, x1, x4)

inst_141:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x9; val_offset:354*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 354*FLEN/8, x12, x1, x4)

inst_142:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x9; val_offset:357*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 357*FLEN/8, x12, x1, x4)

inst_143:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x9; val_offset:360*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 360*FLEN/8, x12, x1, x4)

inst_144:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x9; val_offset:363*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 363*FLEN/8, x12, x1, x4)

inst_145:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x9; val_offset:366*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 366*FLEN/8, x12, x1, x4)

inst_146:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x9; val_offset:369*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 369*FLEN/8, x12, x1, x4)

inst_147:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x9; val_offset:372*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 372*FLEN/8, x12, x1, x4)

inst_148:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x9; val_offset:375*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 375*FLEN/8, x12, x1, x4)

inst_149:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x9; val_offset:378*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 378*FLEN/8, x12, x1, x4)

inst_150:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x9; val_offset:381*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 381*FLEN/8, x12, x1, x4)

inst_151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x9; val_offset:384*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 384*FLEN/8, x12, x1, x4)

inst_152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x9; val_offset:387*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 387*FLEN/8, x12, x1, x4)

inst_153:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x9; val_offset:390*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 390*FLEN/8, x12, x1, x4)

inst_154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x9; val_offset:393*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 393*FLEN/8, x12, x1, x4)

inst_155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x9; val_offset:396*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 396*FLEN/8, x12, x1, x4)

inst_156:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x9; val_offset:399*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 399*FLEN/8, x12, x1, x4)

inst_157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x9; val_offset:402*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 402*FLEN/8, x12, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_158:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x9; val_offset:405*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 405*FLEN/8, x12, x1, x4)

inst_159:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x9; val_offset:408*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 408*FLEN/8, x12, x1, x4)

inst_160:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x9; val_offset:411*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 411*FLEN/8, x12, x1, x4)

inst_161:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x9; val_offset:414*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 414*FLEN/8, x12, x1, x4)

inst_162:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x9; val_offset:417*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 417*FLEN/8, x12, x1, x4)

inst_163:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x9; val_offset:420*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 420*FLEN/8, x12, x1, x4)

inst_164:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x9; val_offset:423*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 423*FLEN/8, x12, x1, x4)

inst_165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x9; val_offset:426*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 426*FLEN/8, x12, x1, x4)

inst_166:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x9; val_offset:429*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 429*FLEN/8, x12, x1, x4)

inst_167:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x9; val_offset:432*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 432*FLEN/8, x12, x1, x4)

inst_168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x9; val_offset:435*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 435*FLEN/8, x12, x1, x4)

inst_169:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x9; val_offset:438*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 438*FLEN/8, x12, x1, x4)

inst_170:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x9; val_offset:441*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 441*FLEN/8, x12, x1, x4)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x9; val_offset:444*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 444*FLEN/8, x12, x1, x4)

inst_172:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x9; val_offset:447*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 447*FLEN/8, x12, x1, x4)

inst_173:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x9; val_offset:450*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 450*FLEN/8, x12, x1, x4)

inst_174:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x9; val_offset:453*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 453*FLEN/8, x12, x1, x4)

inst_175:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x9; val_offset:456*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 456*FLEN/8, x12, x1, x4)

inst_176:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x9; val_offset:459*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 459*FLEN/8, x12, x1, x4)

inst_177:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x9; val_offset:462*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 462*FLEN/8, x12, x1, x4)

inst_178:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x9; val_offset:465*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 465*FLEN/8, x12, x1, x4)

inst_179:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x9; val_offset:468*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 468*FLEN/8, x12, x1, x4)

inst_180:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x9; val_offset:471*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 471*FLEN/8, x12, x1, x4)

inst_181:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x9; val_offset:474*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 474*FLEN/8, x12, x1, x4)

inst_182:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x9; val_offset:477*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 477*FLEN/8, x12, x1, x4)

inst_183:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x9; val_offset:480*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 480*FLEN/8, x12, x1, x4)

inst_184:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x9; val_offset:483*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 483*FLEN/8, x12, x1, x4)

inst_185:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x9; val_offset:486*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 486*FLEN/8, x12, x1, x4)

inst_186:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x9; val_offset:489*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 489*FLEN/8, x12, x1, x4)

inst_187:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x9; val_offset:492*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 492*FLEN/8, x12, x1, x4)

inst_188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x9; val_offset:495*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 495*FLEN/8, x12, x1, x4)

inst_189:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x9; val_offset:498*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 498*FLEN/8, x12, x1, x4)

inst_190:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x9; val_offset:501*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 501*FLEN/8, x12, x1, x4)

inst_191:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x9; val_offset:504*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 504*FLEN/8, x12, x1, x4)

inst_192:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x9; val_offset:507*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 507*FLEN/8, x12, x1, x4)

inst_193:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x9; val_offset:510*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 510*FLEN/8, x12, x1, x4)

inst_194:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x9; val_offset:513*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 513*FLEN/8, x12, x1, x4)

inst_195:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x9; val_offset:516*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 516*FLEN/8, x12, x1, x4)

inst_196:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x9; val_offset:519*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 519*FLEN/8, x12, x1, x4)

inst_197:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x9; val_offset:522*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 522*FLEN/8, x12, x1, x4)

inst_198:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x9; val_offset:525*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 525*FLEN/8, x12, x1, x4)

inst_199:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x9; val_offset:528*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 528*FLEN/8, x12, x1, x4)

inst_200:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x9; val_offset:531*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 531*FLEN/8, x12, x1, x4)

inst_201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x9; val_offset:534*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 534*FLEN/8, x12, x1, x4)

inst_202:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x9; val_offset:537*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 537*FLEN/8, x12, x1, x4)

inst_203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x9; val_offset:540*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 540*FLEN/8, x12, x1, x4)

inst_204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x9; val_offset:543*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 543*FLEN/8, x12, x1, x4)

inst_205:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x9; val_offset:546*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 546*FLEN/8, x12, x1, x4)

inst_206:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x9; val_offset:549*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 549*FLEN/8, x12, x1, x4)

inst_207:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x9; val_offset:552*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 552*FLEN/8, x12, x1, x4)

inst_208:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x9; val_offset:555*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 555*FLEN/8, x12, x1, x4)

inst_209:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x9; val_offset:558*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 558*FLEN/8, x12, x1, x4)

inst_210:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x9; val_offset:561*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 561*FLEN/8, x12, x1, x4)

inst_211:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x9; val_offset:564*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 564*FLEN/8, x12, x1, x4)

inst_212:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x9; val_offset:567*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 567*FLEN/8, x12, x1, x4)

inst_213:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x9; val_offset:570*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 570*FLEN/8, x12, x1, x4)

inst_214:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x9; val_offset:573*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 573*FLEN/8, x12, x1, x4)

inst_215:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x9; val_offset:576*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 576*FLEN/8, x12, x1, x4)

inst_216:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x9; val_offset:579*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 579*FLEN/8, x12, x1, x4)

inst_217:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x9; val_offset:582*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 582*FLEN/8, x12, x1, x4)

inst_218:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x9; val_offset:585*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x9, 585*FLEN/8, x12, x1, x4)

inst_219:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x9; val_offset:588*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 588*FLEN/8, x12, x1, x4)

inst_220:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x9; val_offset:591*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 591*FLEN/8, x12, x1, x4)

inst_221:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x9; val_offset:594*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 594*FLEN/8, x12, x1, x4)

inst_222:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x9; val_offset:597*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 597*FLEN/8, x12, x1, x4)

inst_223:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x9; val_offset:600*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 600*FLEN/8, x12, x1, x4)

inst_224:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x9; val_offset:603*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 603*FLEN/8, x12, x1, x4)

inst_225:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x9; val_offset:606*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x9, 606*FLEN/8, x12, x1, x4)

inst_226:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x9; val_offset:609*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x9, 609*FLEN/8, x12, x1, x4)

inst_227:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x9; val_offset:612*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 612*FLEN/8, x12, x1, x4)

inst_228:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x9; val_offset:615*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 615*FLEN/8, x12, x1, x4)

inst_229:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:618*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x9, 618*FLEN/8, x12, x1, x4)

inst_230:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x9; val_offset:621*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x9, 621*FLEN/8, x12, x1, x4)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31378,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31378,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(29743,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(29743,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(0,32,FLEN)
test_dataset_1:
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
test_dataset_2:
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16416,16,FLEN)
NAN_BOXED(31272,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16416,16,FLEN)
NAN_BOXED(31272,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(20389,16,FLEN)
NAN_BOXED(25995,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16416,16,FLEN)
NAN_BOXED(31272,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x4_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x4_1:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_0:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 146*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
