Analysis & Synthesis report for fpgagen
Tue Feb 21 21:43:36 2017
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MIST_Toplevel|sd_card:sd_card_d|write_state
 12. State Machine - |MIST_Toplevel|sd_card:sd_card_d|read_state
 13. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|bootState
 14. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZRC
 15. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|SDRC
 16. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FC
 17. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FMC
 18. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VDPC
 19. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|IOC
 20. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode
 21. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state
 22. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState
 23. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState
 24. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC
 25. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C
 26. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C
 27. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC
 28. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC
 29. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC
 30. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state
 31. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState
 32. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort
 33. State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState
 34. User-Specified and Inferred Latches
 35. Logic Cells Representing Combinational Loops
 36. Registers Removed During Synthesis
 37. Removed Registers Triggering Further Register Optimizations
 38. General Register Statistics
 39. Inverted Register Statistics
 40. Physical Synthesis Netlist Optimizations
 41. Registers Packed Into Inferred Megafunctions
 42. Registers Added for RAM Pass-Through Logic
 43. Multiplexer Restructuring Statistics (Restructuring Performed)
 44. Source assignments for Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component|altsyncram_cgf1:auto_generated
 45. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated
 46. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated
 47. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated
 48. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated
 49. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated
 50. Source assignments for user_io:user_io_d
 51. Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0|altsyncram_umr1:auto_generated
 52. Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0|altsyncram_5ur1:auto_generated
 53. Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_5od1:auto_generated
 54. Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_5od1:auto_generated
 55. Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_5od1:auto_generated
 56. Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_5od1:auto_generated
 57. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0|altsyncram_f1h1:auto_generated
 58. Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0|altsyncram_f1h1:auto_generated
 59. Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_nrg1:auto_generated
 60. Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_uai1:auto_generated
 61. Source assignments for sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated
 62. Source assignments for sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated
 63. Source assignments for sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated
 64. Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_9901:auto_generated
 65. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2
 66. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2
 67. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2
 68. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2
 69. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2
 70. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2
 71. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2
 72. Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4
 73. Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component
 74. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel
 75. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc
 76. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr
 77. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80
 79. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0
 80. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_MCode:mcode
 81. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu
 82. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr
 88. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg
 89. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop
 90. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regch
 91. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A
 92. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B
 93. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh
 94. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh
 95. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh
 96. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg
 97. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen
 98. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssgattsh
 99. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh
100. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh
101. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg2sh
102. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh
103. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_cntsh
104. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_statesh
105. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op
106. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer
107. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer
108. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer
109. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh:phasemod_sh
110. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer
111. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule
112. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom
113. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1
114. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2
115. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge
116. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart
117. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram
118. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom
119. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard
120. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse
121. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller
122. Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu
123. Parameter Settings for User Entity Instance: mist_console:mist_console_d
124. Parameter Settings for User Entity Instance: user_io:user_io_d
125. Parameter Settings for User Entity Instance: video_vga_dither:mydither
126. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0
127. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0
128. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
129. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
130. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
131. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
132. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0
133. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0
134. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0
135. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1
136. Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:buffer_rtl_0
137. Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:cid_rtl_0
138. Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:csd_rtl_0
139. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0
140. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0
141. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1
142. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0
143. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0
144. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0
145. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0
146. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0
147. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0
148. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0
149. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0
150. Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3
151. altpll Parameter Settings by Entity Instance
152. altsyncram Parameter Settings by Entity Instance
153. altshift_taps Parameter Settings by Entity Instance
154. lpm_mult Parameter Settings by Entity Instance
155. Port Connectivity Checks: "video_vga_dither:mydither"
156. Port Connectivity Checks: "user_io:user_io_d"
157. Port Connectivity Checks: "sd_card:sd_card_d"
158. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"
159. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"
160. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse"
161. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard"
162. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram"
163. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"
164. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"
165. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge"
166. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2"
167. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1"
168. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom"
169. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"
170. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc"
171. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"
172. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen"
173. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg"
174. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B"
175. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_VII"
176. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_VI"
177. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_V"
178. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_IV"
179. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_III"
180. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_II"
181. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"
182. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"
183. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm"
184. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl"
185. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y"
186. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci"
187. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci"
188. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci"
189. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp"
190. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|os_rom:os"
191. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0"
192. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|T80se:t80"
193. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"
194. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|TG68:tg68"
195. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"
196. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc"
197. Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel"
198. Port Connectivity Checks: "pll:U00"
199. Elapsed Time Per Partition
200. Analysis & Synthesis Messages
201. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 21 21:43:36 2017      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; fpgagen                                    ;
; Top-level Entity Name              ; MIST_Toplevel                              ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 18,891                                     ;
;     Total combinational functions  ; 15,077                                     ;
;     Dedicated logic registers      ; 7,201                                      ;
; Total registers                    ; 7201                                       ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 214,243                                    ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25E144C7       ;                    ;
; Top-level entity name                                                      ; MIST_Toplevel      ; fpgagen            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; On                 ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Always             ; Auto               ;
; Timing-Driven Synthesis                                                    ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                        ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; ../../src/jt12/jt12_sh_rst.v                     ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v                                 ;         ;
; ../../src/jt12/jt12_sh24.v                       ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_sh24.v                                   ;         ;
; ../../src/jt12/jt12_pg.v                         ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_pg.v                                     ;         ;
; ../../src/jt12/jt12_op.v                         ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_op.v                                     ;         ;
; ../../src/jt12/jt12_eg.v                         ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_eg.v                                     ;         ;
; ../../src/jt12/jt12_acc.v                        ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_acc.v                                    ;         ;
; ../../src/jt12/jt12_timers.v                     ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_timers.v                                 ;         ;
; ../../src/jt12/jt12_sh.v                         ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_sh.v                                     ;         ;
; ../../src/jt12/jt12_reg.v                        ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_reg.v                                    ;         ;
; ../../src/jt12/jt12_opsync.v                     ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v                                 ;         ;
; ../../src/jt12/jt12_mod24.v                      ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_mod24.v                                  ;         ;
; ../../src/jt12/jt12_mmr.v                        ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v                                    ;         ;
; ../../src/jt12/jt12_kon.v                        ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_kon.v                                    ;         ;
; ../../src/jt12/jt12_fm.v                         ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_fm.v                                     ;         ;
; ../../src/jt12/jt12_clksync.v                    ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v                                ;         ;
; ../../src/jt12/jt12_clk.v                        ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12_clk.v                                    ;         ;
; ../../src/jt12/jt12.v                            ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/src/jt12/jt12.v                                        ;         ;
; ../../src/virtual_toplevel.vhd                   ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/virtual_toplevel.vhd                               ;         ;
; ../../src/video_vga_dither.vhd                   ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/video_vga_dither.vhd                               ;         ;
; ../../src/T80/T80se.vhd                          ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80se.vhd                                      ;         ;
; ../../src/T80/T80_Reg.vhd                        ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd                                    ;         ;
; ../../src/T80/T80_Pack.vhd                       ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80_Pack.vhd                                   ;         ;
; ../../src/T80/T80_MCode.vhd                      ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd                                  ;         ;
; ../../src/T80/T80_ALU.vhd                        ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd                                    ;         ;
; ../../src/T80/T80.vhd                            ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/T80/T80.vhd                                        ;         ;
; ../../src/TG68_fast.vhd                          ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/TG68_fast.vhd                                      ;         ;
; ../../src/TG68.vhd                               ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/TG68.vhd                                           ;         ;
; ../../src/vdp_common.vhd                         ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/vdp_common.vhd                                     ;         ;
; ../../src/vdp.vhd                                ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/vdp.vhd                                            ;         ;
; ../../src/sdram_controller.vhd                   ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/sdram_controller.vhd                               ;         ;
; ../../src/os_rom.vhd                             ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/os_rom.vhd                                         ;         ;
; ../../src/gen_io.vhd                             ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/gen_io.vhd                                         ;         ;
; ../../src/chameleon_gen_sdram.vhd                ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd                            ;         ;
; ../../src/vdp_colinfo.vhd                        ; yes             ; User Wizard-Generated File                            ; /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd                                    ;         ;
; ../../src/vdp_objinfo.vhd                        ; yes             ; User Wizard-Generated File                            ; /home/jtejada/github/fpgagen/src/vdp_objinfo.vhd                                    ;         ;
; ../../src/zram.vhd                               ; yes             ; User Wizard-Generated File                            ; /home/jtejada/github/fpgagen/src/zram.vhd                                           ;         ;
; ../../CtrlModule/RTL/OnScreenDisplay.vhd         ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd                     ;         ;
; ../../CtrlModule/RTL/OSD_Overlay.vhd             ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd                         ;         ;
; ../../CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd             ;         ;
; ../../../Board/mist/user_io.v                    ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/Board/mist/user_io.v                                   ;         ;
; ../../../Board/mist/sd_card.v                    ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/Board/mist/sd_card.v                                   ;         ;
; ../../Board/mist/hybrid_pwm_sd.v                 ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v                             ;         ;
; ../../../Board/mist/mist_console.v               ; yes             ; User Verilog HDL File                                 ; /home/jtejada/github/fpgagen/Board/mist/mist_console.v                              ;         ;
; ../../../Board/mist/MIST_Toplevel.vhd            ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd                           ;         ;
; ../../CtrlModule/RTL/spi.vhd                     ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd                                 ;         ;
; ../../CtrlModule/RTL/simple_uart.vhd             ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd                         ;         ;
; ../../CtrlModule/RTL/io_ps2_com.vhd              ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd                          ;         ;
; ../../CtrlModule/RTL/interrupt_controller.vhd    ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd                ;         ;
; ../../CtrlModule/RTL/CtrlModule.vhd              ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd                          ;         ;
; ../../ZPUFlex/RTL/zpupkg.vhd                     ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpupkg.vhd                                 ;         ;
; ../../ZPUFlex/RTL/zpu_core_flex.vhd              ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd                          ;         ;
; ../../CtrlModule/CharROM/CharROM_ROM.vhd         ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd                     ;         ;
; ../../Board/mist/pll.vhd                         ; yes             ; User Wizard-Generated File                            ; /home/jtejada/github/fpgagen/Board/mist/pll.vhd                                     ;         ;
; ../../Firmware/CtrlROM/CtrlROM_ROM2.vhd          ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd                      ;         ;
; ../../Firmware/CtrlROM/CtrlROM_ROM1.vhd          ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd                      ;         ;
; ../../CtrlModule/RTL/MergeROM.vhd                ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd                            ;         ;
; ../../CtrlModule/RTL/CtrlROM.vhd                 ; yes             ; User VHDL File                                        ; /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd                             ;         ;
; /home/jtejada/github/fpgagen/src/jt12/lut.vh     ; yes             ; Auto-Found Unspecified File                           ; /home/jtejada/github/fpgagen/src/jt12/lut.vh                                        ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal131.inc                                   ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc            ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll_altpll.v                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v                               ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_cgf1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_cgf1.tdf                        ;         ;
; db/altsyncram_9tf2.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_9tf2.tdf                        ;         ;
; db/altsyncram_bhn1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf                        ;         ;
; db/altsyncram_umr1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_umr1.tdf                        ;         ;
; db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/jtejada/github/fpgagen/syn/mist/db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif ;         ;
; db/altsyncram_5ur1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_5ur1.tdf                        ;         ;
; db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/jtejada/github/fpgagen/syn/mist/db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif ;         ;
; db/altsyncram_5od1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_5od1.tdf                        ;         ;
; db/altsyncram_f1h1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_f1h1.tdf                        ;         ;
; db/altsyncram_nrg1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_nrg1.tdf                        ;         ;
; db/altsyncram_uai1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_uai1.tdf                        ;         ;
; db/altsyncram_vuc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf                        ;         ;
; db/altsyncram_jrc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_jrc1.tdf                        ;         ;
; db/altsyncram_9901.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_9901.tdf                        ;         ;
; altshift_taps.tdf                                ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf         ;         ;
; lpm_counter.inc                                  ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; lpm_constant.inc                                 ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc          ;         ;
; db/shift_taps_l6m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_l6m.tdf                         ;         ;
; db/altsyncram_vf81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vf81.tdf                        ;         ;
; db/cntr_hpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_hpf.tdf                               ;         ;
; db/cmpr_ifc.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cmpr_ifc.tdf                               ;         ;
; db/shift_taps_25m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_25m.tdf                         ;         ;
; db/altsyncram_pc81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_pc81.tdf                        ;         ;
; db/cntr_gpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_gpf.tdf                               ;         ;
; db/shift_taps_e6m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_e6m.tdf                         ;         ;
; db/altsyncram_hf81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_hf81.tdf                        ;         ;
; db/cntr_fpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_fpf.tdf                               ;         ;
; db/shift_taps_u4m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_u4m.tdf                         ;         ;
; db/altsyncram_3d81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_3d81.tdf                        ;         ;
; db/cntr_mpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_mpf.tdf                               ;         ;
; db/shift_taps_k6m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_k6m.tdf                         ;         ;
; db/altsyncram_tf81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tf81.tdf                        ;         ;
; db/cntr_lpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_lpf.tdf                               ;         ;
; db/shift_taps_45m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_45m.tdf                         ;         ;
; db/altsyncram_rc81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_rc81.tdf                        ;         ;
; db/cntr_jpf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_jpf.tdf                               ;         ;
; db/shift_taps_75m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_75m.tdf                         ;         ;
; db/altsyncram_tc81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tc81.tdf                        ;         ;
; db/cntr_unf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_unf.tdf                               ;         ;
; db/shift_taps_85m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/shift_taps_85m.tdf                         ;         ;
; db/altsyncram_2k31.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/altsyncram_2k31.tdf                        ;         ;
; db/add_sub_p2e.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/add_sub_p2e.tdf                            ;         ;
; db/cntr_tnf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cntr_tnf.tdf                               ;         ;
; db/cmpr_ffc.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/cmpr_ffc.tdf                               ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_ubt.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/mult_ubt.tdf                               ;         ;
; db/mult_9at.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf                               ;         ;
; lpm_add_sub.tdf                                  ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                                      ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                                     ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/look_add.inc              ;         ;
; alt_stratix_add_sub.inc                          ; yes             ; Megafunction                                          ; /home/jtejada/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_jui.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/jtejada/github/fpgagen/syn/mist/db/add_sub_jui.tdf                            ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 18,891                                                                     ;
;                                             ;                                                                            ;
; Total combinational functions               ; 15077                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 9990                                                                       ;
;     -- 3 input functions                    ; 2931                                                                       ;
;     -- <=2 input functions                  ; 2156                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 13509                                                                      ;
;     -- arithmetic mode                      ; 1568                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 7201                                                                       ;
;     -- Dedicated logic registers            ; 7201                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 73                                                                         ;
; Total memory bits                           ; 214243                                                                     ;
; Embedded Multiplier 9-bit elements          ; 6                                                                          ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5786                                                                       ;
; Total fan-out                               ; 83459                                                                      ;
; Average fan-out                             ; 3.66                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIST_Toplevel                                        ; 15077 (25)        ; 7201 (12)    ; 214243      ; 6            ; 0       ; 3         ; 73   ; 0            ; |MIST_Toplevel                                                                                                                                                                             ; work         ;
;    |Virtual_Toplevel:virtualtoplevel|                 ; 14504 (773)       ; 6845 (397)   ; 209891      ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel                                                                                                                                            ; work         ;
;       |CtrlModule:mycontrolmodule|                    ; 1460 (196)        ; 829 (110)    ; 97280       ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule                                                                                                                 ; work         ;
;          |CtrlROM:mysplitrom|                         ; 68 (0)            ; 2 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom                                                                                              ; work         ;
;             |CtrlROM_ROM1:myrom1|                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1                                                                          ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0                                                     ; work         ;
;                   |altsyncram_5ur1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0|altsyncram_5ur1:auto_generated                      ; work         ;
;             |CtrlROM_ROM2:myrom2|                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2                                                                          ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0                                                     ; work         ;
;                   |altsyncram_umr1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0|altsyncram_umr1:auto_generated                      ; work         ;
;             |MergeROM:merge|                          ; 68 (68)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge                                                                               ; work         ;
;          |OnScreenDisplay:myosd|                      ; 136 (116)         ; 174 (122)    ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd                                                                                           ; work         ;
;             |CharROM_ROM:charrom|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom                                                                       ; work         ;
;                |altsyncram:Mux0_rtl_0|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0                                                 ; work         ;
;                   |altsyncram_9901:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_9901:auto_generated                  ; work         ;
;             |DualPortRAM_2Read_Unreg:charram|         ; 20 (20)           ; 52 (52)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram                                                           ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0                                      ; work         ;
;                   |altsyncram_nrg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_nrg1:auto_generated       ; work         ;
;                |altsyncram:ram_rtl_1|                 ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1                                      ; work         ;
;                   |altsyncram_uai1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_uai1:auto_generated       ; work         ;
;          |interrupt_controller:intcontroller|         ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller                                                                              ; work         ;
;          |io_ps2_com:mykeyboard|                      ; 32 (32)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard                                                                                           ; work         ;
;          |io_ps2_com:mymouse|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse                                                                                              ; work         ;
;          |simple_uart:myuart|                         ; 46 (46)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart                                                                                              ; work         ;
;          |spi_interface:spi|                          ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi                                                                                               ; work         ;
;          |zpu_core_flex:zpu|                          ; 950 (922)         ; 447 (447)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu                                                                                               ; work         ;
;             |lpm_mult:Mult0|                          ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0                                                                                ; work         ;
;                |mult_ubt:auto_generated|              ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated                                                        ; work         ;
;       |OSD_Overlay:overlay|                           ; 26 (26)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay                                                                                                                        ; work         ;
;       |T80se:t80|                                     ; 2212 (21)         ; 355 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80                                                                                                                                  ; work         ;
;          |T80:u0|                                     ; 2191 (901)        ; 343 (215)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0                                                                                                                           ; work         ;
;             |T80_ALU:alu|                             ; 532 (532)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu                                                                                                               ; work         ;
;             |T80_MCode:mcode|                         ; 499 (499)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_MCode:mcode                                                                                                           ; work         ;
;             |T80_Reg:Regs|                            ; 259 (259)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs                                                                                                              ; work         ;
;       |TG68:tg68|                                     ; 3354 (18)         ; 521 (12)     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68                                                                                                                                  ; work         ;
;          |TG68_fast:TG68_fast_inst|                   ; 3336 (3336)       ; 509 (509)    ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst                                                                                                         ; work         ;
;             |altsyncram:regfile_high_rtl_0|           ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                           ; work         ;
;                |altsyncram_5od1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_5od1:auto_generated                                            ; work         ;
;             |altsyncram:regfile_high_rtl_1|           ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                           ; work         ;
;                |altsyncram_5od1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_5od1:auto_generated                                            ; work         ;
;             |altsyncram:regfile_low_rtl_0|            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                            ; work         ;
;                |altsyncram_5od1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_5od1:auto_generated                                             ; work         ;
;             |altsyncram:regfile_low_rtl_1|            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                            ; work         ;
;                |altsyncram_5od1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_5od1:auto_generated                                             ; work         ;
;       |gen_io:io|                                     ; 203 (203)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|gen_io:io                                                                                                                                  ; work         ;
;       |jt12:fm|                                       ; 1893 (2)          ; 859 (3)      ; 1895        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm                                                                                                                                    ; work         ;
;          |jt12_acc:u_acc|                             ; 72 (70)           ; 30 (28)      ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc                                                                                                                     ; work         ;
;             |jt12_sh:buffer|                          ; 2 (0)             ; 2 (0)        ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer                                                                                                      ; work         ;
;                |altshift_taps:bits_rtl_0|             ; 2 (0)             ; 2 (0)        ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0                                                                             ; work         ;
;                   |shift_taps_75m:auto_generated|     ; 2 (0)             ; 2 (0)        ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated                                               ; work         ;
;                      |altsyncram_tc81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2                   ; work         ;
;                      |cntr_unf:cntr1|                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|cntr_unf:cntr1                                ; work         ;
;          |jt12_clksync:u_clksync|                     ; 19 (14)           ; 33 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync                                                                                                             ; work         ;
;             |jt12_clk:u_clkgen|                       ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen                                                                                           ; work         ;
;          |jt12_eg:u_eg|                               ; 360 (332)         ; 133 (105)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg                                                                                                                       ; work         ;
;             |altshift_taps:state_VII_rtl_0|           ; 12 (0)            ; 5 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0                                                                                         ; work         ;
;                |shift_taps_u4m:auto_generated|        ; 12 (0)            ; 5 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated                                                           ; work         ;
;                   |altsyncram_3d81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2                               ; work         ;
;                   |cntr_mpf:cntr1|                    ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1                                            ; work         ;
;                      |cmpr_ifc:cmpr4|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|cmpr_ifc:cmpr4                             ; work         ;
;             |jt12_sh24:u_ssgen|                       ; 4 (0)             ; 10 (6)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen                                                                                                     ; work         ;
;                |altshift_taps:st7_rtl_0|              ; 4 (0)             ; 4 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0                                                                             ; work         ;
;                   |shift_taps_45m:auto_generated|     ; 4 (0)             ; 4 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated                                               ; work         ;
;                      |altsyncram_rc81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2                   ; work         ;
;                      |cntr_jpf:cntr1|                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|cntr_jpf:cntr1                                ; work         ;
;             |jt12_sh:u_aroffsh|                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh                                                                                                     ; work         ;
;             |jt12_sh:u_egsh|                          ; 12 (0)            ; 5 (0)        ; 170         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh                                                                                                        ; work         ;
;                |altshift_taps:bits_rtl_0|             ; 12 (0)            ; 5 (0)        ; 170         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0                                                                               ; work         ;
;                   |shift_taps_k6m:auto_generated|     ; 12 (0)            ; 5 (0)        ; 170         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated                                                 ; work         ;
;                      |altsyncram_tf81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 170         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2                     ; work         ;
;                      |cntr_lpf:cntr1|                 ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1                                  ; work         ;
;                         |cmpr_ifc:cmpr4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|cmpr_ifc:cmpr4                   ; work         ;
;             |jt12_sh:u_ssg1sh|                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh                                                                                                      ; work         ;
;          |jt12_mmr:u_mmr|                             ; 398 (78)          ; 196 (110)    ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr                                                                                                                     ; work         ;
;             |jt12_reg:u_reg|                          ; 320 (166)         ; 86 (16)      ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg                                                                                                      ; work         ;
;                |jt12_fm:u_fm|                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_fm:u_fm                                                                                         ; work         ;
;                |jt12_kon:u_kon|                       ; 84 (84)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon                                                                                       ; work         ;
;                |jt12_mod24:u_opch_III|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_III                                                                                ; work         ;
;                |jt12_mod24:u_opch_II|                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_II                                                                                 ; work         ;
;                |jt12_mod24:u_opch_VII|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_VII                                                                                ; work         ;
;                |jt12_mod24:u_opch_V|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_V                                                                                  ; work         ;
;                |jt12_opsync:u_opsync|                 ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync                                                                                 ; work         ;
;                |jt12_sh:u_regop|                      ; 24 (0)            ; 14 (4)       ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop                                                                                      ; work         ;
;                   |altshift_taps:bits_rtl_0|          ; 12 (0)            ; 5 (0)        ; 1100        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0                                                             ; work         ;
;                      |shift_taps_l6m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 1100        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated                               ; work         ;
;                         |altsyncram_vf81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 1100        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2   ; work         ;
;                         |cntr_hpf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1                ; work         ;
;                            |cmpr_ifc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|cmpr_ifc:cmpr4 ; work         ;
;                   |altshift_taps:bits_rtl_1|          ; 12 (0)            ; 5 (0)        ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1                                                             ; work         ;
;                      |shift_taps_25m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated                               ; work         ;
;                         |altsyncram_pc81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 84          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2   ; work         ;
;                         |cntr_gpf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1                ; work         ;
;                            |cmpr_ifc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr4 ; work         ;
;          |jt12_op:u_op|                               ; 720 (468)         ; 332 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op                                                                                                                       ; work         ;
;             |jt12_sh_rst:prev1_buffer|                ; 84 (84)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer                                                                                              ; work         ;
;             |jt12_sh_rst:prev2_buffer|                ; 84 (84)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer                                                                                              ; work         ;
;             |jt12_sh_rst:prevprev1_buffer|            ; 84 (84)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer                                                                                          ; work         ;
;          |jt12_pg:u_pg|                               ; 252 (149)         ; 92 (73)      ; 287         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg                                                                                                                       ; work         ;
;             |jt12_sh:u_konsh|                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh                                                                                                       ; work         ;
;             |jt12_sh:u_phsh|                          ; 12 (0)            ; 11 (6)       ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh                                                                                                        ; work         ;
;                |altshift_taps:bits_rtl_0|             ; 12 (0)            ; 5 (0)        ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0                                                                               ; work         ;
;                   |shift_taps_e6m:auto_generated|     ; 12 (0)            ; 5 (0)        ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated                                                 ; work         ;
;                      |altsyncram_hf81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2                     ; work         ;
;                      |cntr_fpf:cntr1|                 ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1                                  ; work         ;
;                         |cmpr_ifc:cmpr4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|cmpr_ifc:cmpr4                   ; work         ;
;             |jt12_sh:u_rstsh|                         ; 7 (0)             ; 4 (0)        ; 87          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh                                                                                                       ; work         ;
;                |altshift_taps:bits_rtl_0|             ; 7 (0)             ; 4 (0)        ; 87          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0                                                                              ; work         ;
;                   |shift_taps_85m:auto_generated|     ; 7 (2)             ; 4 (2)        ; 87          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated                                                ; work         ;
;                      |altsyncram_2k31:altsyncram4|    ; 0 (0)             ; 0 (0)        ; 87          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4                    ; work         ;
;                      |cntr_tnf:cntr1|                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|cntr_tnf:cntr1                                 ; work         ;
;             |lpm_add_sub:Add3|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3                                                                                                      ; work         ;
;                |add_sub_jui:auto_generated|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3|add_sub_jui:auto_generated                                                                           ; work         ;
;             |lpm_mult:Mult0|                          ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0                                                                                                        ; work         ;
;                |mult_9at:auto_generated|              ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated                                                                                ; work         ;
;          |jt12_timers:u_timers|                       ; 70 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers                                                                                                               ; work         ;
;             |jt12_timer:timer_A|                      ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A                                                                                            ; work         ;
;             |jt12_timer:timer_B|                      ; 35 (35)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B                                                                                            ; work         ;
;       |os_rom:os|                                     ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|os_rom:os                                                                                                                                  ; work         ;
;       |sdram_controller:sdc|                          ; 273 (0)           ; 362 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc                                                                                                                       ; work         ;
;          |chameleon_sdram:sdr|                        ; 273 (273)         ; 362 (362)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr                                                                                                   ; work         ;
;       |vdp:vdp|                                       ; 4190 (4190)       ; 3384 (3384)  ; 44092       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp                                                                                                                                    ; work         ;
;          |altsyncram:LINE0_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 15390       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0                                                                                                             ; work         ;
;             |altsyncram_f1h1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 15390       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0|altsyncram_f1h1:auto_generated                                                                              ; work         ;
;          |altsyncram:LINE1_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 15390       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0                                                                                                             ; work         ;
;             |altsyncram_f1h1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 15390       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0|altsyncram_f1h1:auto_generated                                                                              ; work         ;
;          |vdp_colinfo:bga_ci|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component                                                                                 ; work         ;
;                |altsyncram_9tf2:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated                                                  ; work         ;
;          |vdp_colinfo:bgb_ci|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component                                                                                 ; work         ;
;                |altsyncram_9tf2:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated                                                  ; work         ;
;          |vdp_colinfo:obj_ci|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component                                                                                 ; work         ;
;                |altsyncram_9tf2:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated                                                  ; work         ;
;          |vdp_objinfo:obj_oi_sl|                      ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl                                                                                                              ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component                                                                              ; work         ;
;                |altsyncram_bhn1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated                                               ; work         ;
;          |vdp_objinfo:obj_oi_y|                       ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y                                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component                                                                               ; work         ;
;                |altsyncram_bhn1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated                                                ; work         ;
;       |zram:zr|                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram:zr                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component                                                                                                    ; work         ;
;             |altsyncram_cgf1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component|altsyncram_cgf1:auto_generated                                                                     ; work         ;
;    |hybrid_pwm_sd:leftsd|                             ; 62 (62)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|hybrid_pwm_sd:leftsd                                                                                                                                                        ; work         ;
;    |pll:U00|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|pll:U00                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|pll:U00|altpll:altpll_component                                                                                                                                             ; work         ;
;          |pll_altpll:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|pll:U00|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                   ; work         ;
;    |sd_card:sd_card_d|                                ; 251 (251)         ; 125 (125)    ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d                                                                                                                                                           ; work         ;
;       |altsyncram:buffer_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:buffer_rtl_0                                                                                                                                   ; work         ;
;          |altsyncram_vuc1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated                                                                                                    ; work         ;
;       |altsyncram:cid_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:cid_rtl_0                                                                                                                                      ; work         ;
;          |altsyncram_jrc1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated                                                                                                       ; work         ;
;       |altsyncram:csd_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:csd_rtl_0                                                                                                                                      ; work         ;
;          |altsyncram_jrc1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated                                                                                                       ; work         ;
;    |user_io:user_io_d|                                ; 187 (187)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|user_io:user_io_d                                                                                                                                                           ; work         ;
;    |video_vga_dither:mydither|                        ; 48 (48)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIST_Toplevel|video_vga_dither:mydither                                                                                                                                                   ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0|altsyncram_5ur1:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0|altsyncram_umr1:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_9901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192  ; fpgagen.MIST_Toplevel0.rtl.mif                ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_nrg1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 512          ; 7            ; 512          ; 7            ; 3584  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_uai1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 512          ; 7            ; 512          ; 7            ; 3584  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_5od1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_5od1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_5od1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_5od1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 4            ; 44           ; 4            ; 44           ; 176   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 18           ; 3            ; 18           ; 3            ; 54    ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32    ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 17           ; 10           ; 17           ; 10           ; 170   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 22           ; 51           ; 22           ; 51           ; 1122  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 21           ; 4            ; 21           ; 4            ; 84    ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 20           ; 10           ; 20           ; 10           ; 200   ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 3            ; 29           ; 3            ; 29           ; 87    ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0|altsyncram_f1h1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 1710         ; 9            ; 1710         ; 9            ; 15390 ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0|altsyncram_f1h1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 1710         ; 9            ; 1710         ; 9            ; 15390 ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 7            ; 512          ; 7            ; 3584  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 7            ; 512          ; 7            ; 3584  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 7            ; 512          ; 7            ; 3584  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component|altsyncram_cgf1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                          ;
; sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None                                          ;
; sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                          ;
; sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |MIST_Toplevel|pll:U00                                                        ; /home/jtejada/github/fpgagen/Board/mist/pll.vhd  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci    ; /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci    ; /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci    ; /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl ; /home/jtejada/github/fpgagen/src/vdp_objinfo.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y  ; /home/jtejada/github/fpgagen/src/vdp_objinfo.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram:zr                       ; /home/jtejada/github/fpgagen/src/zram.vhd        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|sd_card:sd_card_d|write_state                                                                                  ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; write_state.110 ; write_state.101 ; write_state.100 ; write_state.011 ; write_state.010 ; write_state.001 ; write_state.000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; write_state.000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; write_state.001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; write_state.010 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; write_state.011 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; write_state.100 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; write_state.101 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; write_state.110 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|sd_card:sd_card_d|read_state                                                                           ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; read_state.110 ; read_state.101 ; read_state.100 ; read_state.011 ; read_state.010 ; read_state.001 ; read_state.000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; read_state.000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; read_state.001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; read_state.010 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; read_state.011 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; read_state.100 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; read_state.101 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; read_state.110 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|bootState                                              ;
+------------------------+---------------------+------------------------+------------------------+-----------------------+
; Name                   ; bootState.BOOT_DONE ; bootState.BOOT_WRITE_2 ; bootState.BOOT_WRITE_1 ; bootState.BOOT_READ_1 ;
+------------------------+---------------------+------------------------+------------------------+-----------------------+
; bootState.BOOT_READ_1  ; 0                   ; 0                      ; 0                      ; 0                     ;
; bootState.BOOT_WRITE_1 ; 0                   ; 0                      ; 1                      ; 1                     ;
; bootState.BOOT_WRITE_2 ; 0                   ; 1                      ; 0                      ; 1                     ;
; bootState.BOOT_DONE    ; 1                   ; 0                      ; 0                      ; 1                     ;
+------------------------+---------------------+------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZRC      ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; ZRC.ZRC_ACC3 ; ZRC.ZRC_ACC2 ; ZRC.ZRC_ACC1 ; ZRC.ZRC_IDLE ;
+--------------+--------------+--------------+--------------+--------------+
; ZRC.ZRC_IDLE ; 0            ; 0            ; 0            ; 0            ;
; ZRC.ZRC_ACC1 ; 0            ; 0            ; 1            ; 1            ;
; ZRC.ZRC_ACC2 ; 0            ; 1            ; 0            ; 1            ;
; ZRC.ZRC_ACC3 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|SDRC             ;
+----------------+---------------+---------------+----------------+----------------+
; Name           ; SDRC.SDRC_T80 ; SDRC.SDRC_DMA ; SDRC.SDRC_TG68 ; SDRC.SDRC_IDLE ;
+----------------+---------------+---------------+----------------+----------------+
; SDRC.SDRC_IDLE ; 0             ; 0             ; 0              ; 0              ;
; SDRC.SDRC_TG68 ; 0             ; 0             ; 1              ; 1              ;
; SDRC.SDRC_DMA  ; 0             ; 1             ; 0              ; 1              ;
; SDRC.SDRC_T80  ; 1             ; 0             ; 0              ; 1              ;
+----------------+---------------+---------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FC       ;
+---------------+--------------+--------------+---------------+------------+
; Name          ; FC.FC_T80_RD ; FC.FC_DMA_RD ; FC.FC_TG68_RD ; FC.FC_IDLE ;
+---------------+--------------+--------------+---------------+------------+
; FC.FC_IDLE    ; 0            ; 0            ; 0             ; 0          ;
; FC.FC_TG68_RD ; 0            ; 0            ; 1             ; 1          ;
; FC.FC_DMA_RD  ; 0            ; 1            ; 0             ; 1          ;
; FC.FC_T80_RD  ; 1            ; 0            ; 0             ; 1          ;
+---------------+--------------+--------------+---------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FMC                  ;
+------------------+---------------+-----------------+------------------+--------------+
; Name             ; FMC.FMC_DESEL ; FMC.FMC_T80_ACC ; FMC.FMC_TG68_ACC ; FMC.FMC_IDLE ;
+------------------+---------------+-----------------+------------------+--------------+
; FMC.FMC_IDLE     ; 0             ; 0               ; 0                ; 0            ;
; FMC.FMC_TG68_ACC ; 0             ; 0               ; 1                ; 1            ;
; FMC.FMC_T80_ACC  ; 0             ; 1               ; 0                ; 1            ;
; FMC.FMC_DESEL    ; 1             ; 0               ; 0                ; 1            ;
+------------------+---------------+-----------------+------------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VDPC                           ;
+--------------------+-----------------+-------------------+--------------------+----------------+
; Name               ; VDPC.VDPC_DESEL ; VDPC.VDPC_T80_ACC ; VDPC.VDPC_TG68_ACC ; VDPC.VDPC_IDLE ;
+--------------------+-----------------+-------------------+--------------------+----------------+
; VDPC.VDPC_IDLE     ; 0               ; 0                 ; 0                  ; 0              ;
; VDPC.VDPC_TG68_ACC ; 0               ; 0                 ; 1                  ; 1              ;
; VDPC.VDPC_T80_ACC  ; 0               ; 1                 ; 0                  ; 1              ;
; VDPC.VDPC_DESEL    ; 1               ; 0                 ; 0                  ; 1              ;
+--------------------+-----------------+-------------------+--------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|IOC                  ;
+------------------+---------------+-----------------+------------------+--------------+
; Name             ; IOC.IOC_DESEL ; IOC.IOC_T80_ACC ; IOC.IOC_TG68_ACC ; IOC.IOC_IDLE ;
+------------------+---------------+-----------------+------------------+--------------+
; IOC.IOC_IDLE     ; 0             ; 0               ; 0                ; 0            ;
; IOC.IOC_TG68_ACC ; 0             ; 0               ; 1                ; 1            ;
; IOC.IOC_T80_ACC  ; 0             ; 1               ; 0                ; 1            ;
; IOC.IOC_DESEL    ; 1             ; 0               ; 0                ; 1            ;
+------------------+---------------+-----------------+------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; Name                             ; decodedOpcode.Decoded_Shift ; decodedOpcode.Decoded_Call ; decodedOpcode.Decoded_EqBranch ; decodedOpcode.Decoded_EqNeq ; decodedOpcode.Decoded_Comparison ; decodedOpcode.Decoded_Sub ; decodedOpcode.Decoded_Mult ; decodedOpcode.Decoded_Interrupt ; decodedOpcode.Decoded_PopSP ; decodedOpcode.Decoded_StoreBH ; decodedOpcode.Decoded_Store ; decodedOpcode.Decoded_Flip ; decodedOpcode.Decoded_Xor ; decodedOpcode.Decoded_Not ; decodedOpcode.Decoded_LoadBH ; decodedOpcode.Decoded_Load ; decodedOpcode.Decoded_And ; decodedOpcode.Decoded_Or ; decodedOpcode.Decoded_Add ; decodedOpcode.Decoded_PopPC ; decodedOpcode.Decoded_PushSP ; decodedOpcode.Decoded_Break ; decodedOpcode.Decoded_Emulate ; decodedOpcode.Decoded_AddSP ; decodedOpcode.Decoded_StoreSP ; decodedOpcode.Decoded_LoadSP ; decodedOpcode.Decoded_ImShift ; decodedOpcode.Decoded_Im ; decodedOpcode.Decoded_Nop ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; decodedOpcode.Decoded_Nop        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 0                         ;
; decodedOpcode.Decoded_Im         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 1                        ; 1                         ;
; decodedOpcode.Decoded_ImShift    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreSP    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_AddSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Emulate    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Break      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PushSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopPC      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 1                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Add        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 1                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Or         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 1                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_And        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 1                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Load       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 1                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadBH     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 1                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Not        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 1                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Xor        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 1                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Flip       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 1                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Store      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 1                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreBH    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 1                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 1                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Interrupt  ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 1                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Mult       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 1                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Sub        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 1                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Comparison ; 0                           ; 0                          ; 0                              ; 0                           ; 1                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqNeq      ; 0                           ; 0                          ; 0                              ; 1                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqBranch   ; 0                           ; 0                          ; 1                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Call       ; 0                           ; 1                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Shift      ; 1                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; Name                       ; state.State_Shift ; state.State_IncSP ; state.State_Sub ; state.State_EqNeq ; state.State_Comparison ; state.State_Mult ; state.State_Interrupt ; state.State_Fetch ; state.State_Decode ; state.State_StoreAndDecode ; state.State_ReadIODone ; state.State_AddSP2 ; state.State_AddSP ; state.State_FetchNext ; state.State_Load ; state.State_WriteIOBH ; state.State_WriteIO ; state.State_ReadIOBH ; state.State_ReadIO ; state.State_Store ; state.State_Xor ; state.State_And ; state.State_Or ; state.State_Add ; state.State_StoreToStack ; state.State_Execute ; state.State_WriteIODone ; state.State_Resync ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; state.State_Resync         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 0                  ;
; state.State_WriteIODone    ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 1                       ; 1                  ;
; state.State_Execute        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 1                   ; 0                       ; 1                  ;
; state.State_StoreToStack   ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 1                        ; 0                   ; 0                       ; 1                  ;
; state.State_Add            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 1               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Or             ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 1              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_And            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 1               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Xor            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 1               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Store          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 1                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIO         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 1                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIOBH       ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 1                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIO        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 1                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIOBH      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 1                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Load           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 1                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_FetchNext      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 1                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 1                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP2         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 1                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIODone     ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 1                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_StoreAndDecode ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 1                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Decode         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Fetch          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Interrupt      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Mult           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Comparison     ; 0                 ; 0                 ; 0               ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_EqNeq          ; 0                 ; 0                 ; 0               ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Sub            ; 0                 ; 0                 ; 1               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_IncSP          ; 0                 ; 1                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Shift          ; 1                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState                                                                                                                             ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState                                                                                                                          ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-----------------------+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+-----------------------+------------------+-----------------+------------------+------------------+------------------+-----------------+------------------+------------------+-----------------+--------------+
; Name                      ; DTC.DTC_DMA_VBUS_LOOP ; DTC.DTC_DMA_VBUS_VRAM_WR2 ; DTC.DTC_DMA_VBUS_VRAM_WR1 ; DTC.DTC_DMA_VBUS_VSRAM_WR ; DTC.DTC_DMA_VBUS_CRAM_WR ; DTC.DTC_DMA_VBUS_SEL ; DTC.DTC_DMA_VBUS_RD2 ; DTC.DTC_DMA_VBUS_RD ; DTC.DTC_DMA_VBUS_INIT ; DTC.DTC_DMA_COPY_LOOP ; DTC.DTC_DMA_COPY_WR2 ; DTC.DTC_DMA_COPY_WR ; DTC.DTC_DMA_COPY_RD2 ; DTC.DTC_DMA_COPY_RD ; DTC.DTC_DMA_COPY_INIT ; DTC.DTC_DMA_FILL_LOOP ; DTC.DTC_DMA_FILL_WR2 ; DTC.DTC_DMA_FILL_WR ; DTC.DTC_DMA_FILL_INIT ; DTC.DTC_VSRAM_RD ; DTC.DTC_CRAM_RD ; DTC.DTC_VRAM_RD2 ; DTC.DTC_VRAM_RD1 ; DTC.DTC_VSRAM_WR ; DTC.DTC_CRAM_WR ; DTC.DTC_VRAM_WR2 ; DTC.DTC_VRAM_WR1 ; DTC.DTC_FIFO_RD ; DTC.DTC_IDLE ;
+---------------------------+-----------------------+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+-----------------------+------------------+-----------------+------------------+------------------+------------------+-----------------+------------------+------------------+-----------------+--------------+
; DTC.DTC_IDLE              ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 0            ;
; DTC.DTC_FIFO_RD           ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 1               ; 1            ;
; DTC.DTC_VRAM_WR1          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 1                ; 0               ; 1            ;
; DTC.DTC_VRAM_WR2          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 1                ; 0                ; 0               ; 1            ;
; DTC.DTC_CRAM_WR           ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 1               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_VSRAM_WR          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 1                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_VRAM_RD1          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 1                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_VRAM_RD2          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 1                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_CRAM_RD           ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 1               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_VSRAM_RD          ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 1                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_FILL_INIT     ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 1                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_FILL_WR       ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 1                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_FILL_WR2      ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 1                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_FILL_LOOP     ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 1                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_INIT     ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 1                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_RD       ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 1                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_RD2      ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 1                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_WR       ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 1                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_WR2      ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 1                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_COPY_LOOP     ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 1                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_INIT     ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 1                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_RD       ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 1                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_RD2      ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 1                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_SEL      ; 0                     ; 0                         ; 0                         ; 0                         ; 0                        ; 1                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_CRAM_WR  ; 0                     ; 0                         ; 0                         ; 0                         ; 1                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_VSRAM_WR ; 0                     ; 0                         ; 0                         ; 1                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_VRAM_WR1 ; 0                     ; 0                         ; 1                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_VRAM_WR2 ; 0                     ; 1                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
; DTC.DTC_DMA_VBUS_LOOP     ; 1                     ; 0                         ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                     ; 0                    ; 0                   ; 0                     ; 0                ; 0               ; 0                ; 0                ; 0                ; 0               ; 0                ; 0                ; 0               ; 1            ;
+---------------------------+-----------------------+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+-----------------------+----------------------+---------------------+-----------------------+------------------+-----------------+------------------+------------------+------------------+-----------------+------------------+------------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C                                                                                                                                                                                                                                                            ;
+---------------------+----------------+----------------+-------------------+----------------+----------------+---------------------+-------------------+-------------------+-----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+
; Name                ; SP2C.SP2C_DONE ; SP2C.SP2C_NEXT ; SP2C.SP2C_TILE_RD ; SP2C.SP2C_PLOT ; SP2C.SP2C_LOOP ; SP2C.SP2C_CALC_BASE ; SP2C.SP2C_CALC_XY ; SP2C.SP2C_TDEF_RD ; SP2C.SP2C_X_TST ; SP2C.SP2C_X_RD ; SP2C.SP2C_SHOW ; SP2C.SP2C_Y_TST ; SP2C.SP2C_Y_RD4 ; SP2C.SP2C_Y_RD3 ; SP2C.SP2C_Y_RD2 ; SP2C.SP2C_Y_RD ; SP2C.SP2C_INIT ;
+---------------------+----------------+----------------+-------------------+----------------+----------------+---------------------+-------------------+-------------------+-----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+
; SP2C.SP2C_INIT      ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ;
; SP2C.SP2C_Y_RD      ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1              ; 1              ;
; SP2C.SP2C_Y_RD2     ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0              ; 1              ;
; SP2C.SP2C_Y_RD3     ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_Y_RD4     ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_Y_TST     ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_SHOW      ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_X_RD      ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_X_TST     ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 1               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_TDEF_RD   ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 1                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_CALC_XY   ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 1                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_CALC_BASE ; 0              ; 0              ; 0                 ; 0              ; 0              ; 1                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_LOOP      ; 0              ; 0              ; 0                 ; 0              ; 1              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_PLOT      ; 0              ; 0              ; 0                 ; 1              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_TILE_RD   ; 0              ; 0              ; 1                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_NEXT      ; 0              ; 1              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; SP2C.SP2C_DONE      ; 1              ; 0              ; 0                 ; 0              ; 0              ; 0                   ; 0                 ; 0                 ; 0               ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
+---------------------+----------------+----------------+-------------------+----------------+----------------+---------------------+-------------------+-------------------+-----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C                            ;
+------------------+----------------+------------------+----------------+----------------+----------------+
; Name             ; SP1C.SP1C_DONE ; SP1C.SP1C_SZL_RD ; SP1C.SP1C_Y_RD ; SP1C.SP1C_LOOP ; SP1C.SP1C_INIT ;
+------------------+----------------+------------------+----------------+----------------+----------------+
; SP1C.SP1C_INIT   ; 0              ; 0                ; 0              ; 0              ; 0              ;
; SP1C.SP1C_LOOP   ; 0              ; 0                ; 0              ; 1              ; 1              ;
; SP1C.SP1C_Y_RD   ; 0              ; 0                ; 1              ; 0              ; 1              ;
; SP1C.SP1C_SZL_RD ; 0              ; 1                ; 0              ; 0              ; 1              ;
; SP1C.SP1C_DONE   ; 1              ; 0                ; 0              ; 0              ; 1              ;
+------------------+----------------+------------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC                                                                                              ;
+---------------------+----------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+
; Name                ; BGAC.BGAC_DONE ; BGAC.BGAC_TILE_RD ; BGAC.BGAC_LOOP ; BGAC.BGAC_BASE_RD ; BGAC.BGAC_CALC_BASE ; BGAC.BGAC_CALC_Y ; BGAC.BGAC_HS_RD ; BGAC.BGAC_INIT ;
+---------------------+----------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+
; BGAC.BGAC_INIT      ; 0              ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 0              ;
; BGAC.BGAC_HS_RD     ; 0              ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 1               ; 1              ;
; BGAC.BGAC_CALC_Y    ; 0              ; 0                 ; 0              ; 0                 ; 0                   ; 1                ; 0               ; 1              ;
; BGAC.BGAC_CALC_BASE ; 0              ; 0                 ; 0              ; 0                 ; 1                   ; 0                ; 0               ; 1              ;
; BGAC.BGAC_BASE_RD   ; 0              ; 0                 ; 0              ; 1                 ; 0                   ; 0                ; 0               ; 1              ;
; BGAC.BGAC_LOOP      ; 0              ; 0                 ; 1              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
; BGAC.BGAC_TILE_RD   ; 0              ; 1                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
; BGAC.BGAC_DONE      ; 1              ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
+---------------------+----------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC                                                                                                                  ;
+---------------------+----------------+-------------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+
; Name                ; BGBC.BGBC_DONE ; BGBC.BGBC_TILE_RD ; BGBC.BGBC_LOOP_WR ; BGBC.BGBC_LOOP ; BGBC.BGBC_BASE_RD ; BGBC.BGBC_CALC_BASE ; BGBC.BGBC_CALC_Y ; BGBC.BGBC_HS_RD ; BGBC.BGBC_INIT ;
+---------------------+----------------+-------------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+
; BGBC.BGBC_INIT      ; 0              ; 0                 ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 0              ;
; BGBC.BGBC_HS_RD     ; 0              ; 0                 ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 1               ; 1              ;
; BGBC.BGBC_CALC_Y    ; 0              ; 0                 ; 0                 ; 0              ; 0                 ; 0                   ; 1                ; 0               ; 1              ;
; BGBC.BGBC_CALC_BASE ; 0              ; 0                 ; 0                 ; 0              ; 0                 ; 1                   ; 0                ; 0               ; 1              ;
; BGBC.BGBC_BASE_RD   ; 0              ; 0                 ; 0                 ; 0              ; 1                 ; 0                   ; 0                ; 0               ; 1              ;
; BGBC.BGBC_LOOP      ; 0              ; 0                 ; 0                 ; 1              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
; BGBC.BGBC_LOOP_WR   ; 0              ; 0                 ; 1                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
; BGBC.BGBC_TILE_RD   ; 0              ; 1                 ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
; BGBC.BGBC_DONE      ; 1              ; 0                 ; 0                 ; 0              ; 0                 ; 0                   ; 0                ; 0               ; 1              ;
+---------------------+----------------+-------------------+-------------------+----------------+-------------------+---------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC                                                                                                                                        ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; VMC.VMC_DT_ACC2 ; VMC.VMC_DT_ACC1 ; VMC.VMC_SP2_RD2 ; VMC.VMC_SP2_RD1 ; VMC.VMC_SP1_RD2 ; VMC.VMC_SP1_RD1 ; VMC.VMC_BGA_RD2 ; VMC.VMC_BGA_RD1 ; VMC.VMC_BGB_RD2 ; VMC.VMC_BGB_RD1 ; VMC.VMC_IDLE ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; VMC.VMC_IDLE    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; VMC.VMC_BGB_RD1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; VMC.VMC_BGB_RD2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; VMC.VMC_BGA_RD1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; VMC.VMC_BGA_RD2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_SP1_RD1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_SP1_RD2 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_SP2_RD1 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_SP2_RD2 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_DT_ACC1 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; VMC.VMC_DT_ACC2 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; Name                 ; micro_state.div15 ; micro_state.div14 ; micro_state.div13 ; micro_state.div12 ; micro_state.div11 ; micro_state.div10 ; micro_state.div9 ; micro_state.div8 ; micro_state.div7 ; micro_state.div6 ; micro_state.div5 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul15 ; micro_state.mul14 ; micro_state.mul13 ; micro_state.mul12 ; micro_state.mul11 ; micro_state.mul10 ; micro_state.mul9 ; micro_state.mul8 ; micro_state.mul7 ; micro_state.mul6 ; micro_state.mul5 ; micro_state.mul4 ; micro_state.mul3 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.init2 ; micro_state.idle ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.rte ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.link ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem ; micro_state.dbcc2 ; micro_state.dbcc1 ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra2 ; micro_state.bra1 ; micro_state.st_AnXn3 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_dAn2 ; micro_state.st_dAn1 ; micro_state.ld_AnXn3 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn2 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.ld_nn ; micro_state.nop ; micro_state.init1 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; micro_state.init1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 0                 ;
; micro_state.nop      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 1               ; 1                 ;
; micro_state.ld_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 1                 ; 0               ; 1                 ;
; micro_state.st_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movem    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.andi     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.op_AxAy  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.cmpm     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.link     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.rte      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep3   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep4   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep5   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.idle     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.init2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul11    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul12    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul13    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul14    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul15    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div11    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div12    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div13    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div14    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div15    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------+------------------------------+--------------------------------+----------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+
; Name                                 ; currentState.RAM_AUTOREFRESH ; currentState.RAM_PRECHARGE_ALL ; currentState.RAM_PRECHARGE ; currentState.HV_WRITE_2 ; currentState.HV_WRITE_1 ; currentState.HV_READ_3 ; currentState.HV_READ_2 ; currentState.HV_READ_1 ; currentState.RAM_WRITE_DLY ; currentState.RAM_WRITE_ABORT ; currentState.RAM_WRITE_4 ; currentState.RAM_WRITE_3 ; currentState.RAM_WRITE_2 ; currentState.RAM_WRITE_1 ; currentState.RAM_READ_5 ; currentState.RAM_READ_4 ; currentState.RAM_READ_3 ; currentState.RAM_READ_2 ; currentState.RAM_READ_TERMINATEBURST ; currentState.RAM_READ_1 ; currentState.RAM_ACTIVE ; currentState.RAM_IDLE ; currentState.RAM_SETMODE ; currentState.RAM_INITAUTO2 ; currentState.RAM_INITAUTO1 ; currentState.RAM_INIT_PRECHARGE ; currentState.RAM_INIT ;
+--------------------------------------+------------------------------+--------------------------------+----------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+
; currentState.RAM_INIT                ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 0                     ;
; currentState.RAM_INIT_PRECHARGE      ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 1                               ; 1                     ;
; currentState.RAM_INITAUTO1           ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 1                          ; 0                               ; 1                     ;
; currentState.RAM_INITAUTO2           ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 1                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_SETMODE             ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 1                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_IDLE                ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 1                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_ACTIVE              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 1                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_1              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 1                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_TERMINATEBURST ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_2              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_3              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_4              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_5              ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_1             ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_2             ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 1                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_3             ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 1                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_4             ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 1                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_ABORT         ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 1                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_DLY           ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 1                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.HV_READ_1               ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 1                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.HV_READ_2               ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 1                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.HV_READ_3               ; 0                            ; 0                              ; 0                          ; 0                       ; 0                       ; 1                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.HV_WRITE_1              ; 0                            ; 0                              ; 0                          ; 0                       ; 1                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.HV_WRITE_2              ; 0                            ; 0                              ; 0                          ; 1                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_PRECHARGE           ; 0                            ; 0                              ; 1                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_PRECHARGE_ALL       ; 0                            ; 1                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_AUTOREFRESH         ; 1                            ; 0                              ; 0                          ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                                    ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
+--------------------------------------+------------------------------+--------------------------------+----------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort                                                                                                                                                                                                                   ;
+---------------------------+-----------------------+-------------------------+------------------------+------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+
; Name                      ; currentPort.PORT_VRAM ; currentPort.PORT_RAM68K ; currentPort.PORT_ROMWR ; currentPort.PORT_ROMRD ; currentPort.PORT_CPU_1541 ; currentPort.PORT_REU ; currentPort.PORT_CPU6510 ; currentPort.PORT_VICVID ; currentPort.PORT_VID1 ; currentPort.PORT_VID0 ; currentPort.PORT_CACHE ; currentPort.PORT_NONE ;
+---------------------------+-----------------------+-------------------------+------------------------+------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+
; currentPort.PORT_NONE     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 0                     ;
; currentPort.PORT_CACHE    ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 1                      ; 1                     ;
; currentPort.PORT_VID0     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 1                     ; 0                      ; 1                     ;
; currentPort.PORT_VID1     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 1                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VICVID   ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 1                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_CPU6510  ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 1                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_REU      ; 0                     ; 0                       ; 0                      ; 0                      ; 0                         ; 1                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_CPU_1541 ; 0                     ; 0                       ; 0                      ; 0                      ; 1                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_ROMRD    ; 0                     ; 0                       ; 0                      ; 1                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_ROMWR    ; 0                     ; 0                       ; 1                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_RAM68K   ; 0                     ; 1                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VRAM     ; 1                     ; 0                       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
+---------------------------+-----------------------+-------------------------+------------------------+------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+--------------------------+----------------------------+------------------------+---------------------+---------------------+--------------------+--------------------+--------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+
; Name                             ; ramState.RAM_AUTOREFRESH ; ramState.RAM_PRECHARGE_ALL ; ramState.RAM_PRECHARGE ; ramState.HV_WRITE_2 ; ramState.HV_WRITE_1 ; ramState.HV_READ_3 ; ramState.HV_READ_2 ; ramState.HV_READ_1 ; ramState.RAM_WRITE_DLY ; ramState.RAM_WRITE_ABORT ; ramState.RAM_WRITE_4 ; ramState.RAM_WRITE_3 ; ramState.RAM_WRITE_2 ; ramState.RAM_WRITE_1 ; ramState.RAM_READ_5 ; ramState.RAM_READ_4 ; ramState.RAM_READ_3 ; ramState.RAM_READ_2 ; ramState.RAM_READ_TERMINATEBURST ; ramState.RAM_READ_1 ; ramState.RAM_ACTIVE ; ramState.RAM_IDLE ; ramState.RAM_SETMODE ; ramState.RAM_INITAUTO2 ; ramState.RAM_INITAUTO1 ; ramState.RAM_INIT_PRECHARGE ; ramState.RAM_INIT ;
+----------------------------------+--------------------------+----------------------------+------------------------+---------------------+---------------------+--------------------+--------------------+--------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+
; ramState.RAM_INIT                ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 0                 ;
; ramState.RAM_INIT_PRECHARGE      ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 1                           ; 1                 ;
; ramState.RAM_INITAUTO1           ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 1                      ; 0                           ; 1                 ;
; ramState.RAM_INITAUTO2           ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 1                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_SETMODE             ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 1                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_IDLE                ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 1                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_ACTIVE              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 1                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_1              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 1                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_TERMINATEBURST ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_2              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_3              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_4              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_5              ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_1             ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_2             ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_3             ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_4             ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_ABORT         ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 1                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_DLY           ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 1                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.HV_READ_1               ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.HV_READ_2               ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 1                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.HV_READ_3               ; 0                        ; 0                          ; 0                      ; 0                   ; 0                   ; 1                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.HV_WRITE_1              ; 0                        ; 0                          ; 0                      ; 0                   ; 1                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.HV_WRITE_2              ; 0                        ; 0                          ; 0                      ; 1                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_PRECHARGE           ; 0                        ; 0                          ; 1                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_PRECHARGE_ALL       ; 0                        ; 1                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_AUTOREFRESH         ; 1                        ; 0                          ; 0                      ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                                ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
+----------------------------------+--------------------------+----------------------------+------------------------+---------------------+---------------------+--------------------+--------------------+--------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                          ; Latch Enable Signal                                                                 ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|nextBurst ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|process_1 ; yes                    ;
; Number of user-specified and inferred latches = 1                                   ;                                                                                     ;                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; user_io:user_io_d|comb~1                               ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; video_vga_dither:mydither|dither[2..7]                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[0]                                                                  ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|add_low[17]                       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkReg                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_B[0]                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_G[0]                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_R[0]                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|OldNMI_n                                                      ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|rw_e                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[8..31]                          ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vicvid_buffer[0..41]                  ; Stuck at GND due to stuck port clock_enable                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|cpu1541_ack_reg                       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vicvid_buffer[42..63]                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|cache_ack_reg                         ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_D[9..15]                                                         ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_D[11..15]                                                  ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|FM_A[0]~en                                                                     ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|FM_A[1]~en                                                                     ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|VDP_A[2]~en                                                                    ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|VDP_A[3]~en                                                                    ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|IO_A[1]~en                                                                     ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|IO_A[2]~en                                                                     ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|IO_A[3]~en                                                                     ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|IO_A[4]~en                                                                     ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|reply[1,3..5,7]                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; sd_card:sd_card_d|reply_len[0,1,3]                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[15]                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[14]                                                                ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[12,13]                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[9..11]                                                             ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[7]                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[4..6]                                                              ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_D[1..3]                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80_CTRL_D[1..7]                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_FM_D[2..6,10..14]                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80_FM_D[2..6]                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68_BAR_D[0..15]                                                              ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80_BAR_D[0..7]                                                                ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_PIX[0..2]                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_TILEBASE[0]                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|NMI_s                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rIPL_nr[0]                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vicvid_pending                        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|reu_pending                           ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vid1_pending                          ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramAlmostDone                         ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentBank[0,1]                      ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|NMICycle                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_1_reg                           ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_0_reg                           ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_1                               ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_0                               ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|hsync_p                       ; Merged with video_vga_dither:mydither|prevhsync                                                                  ;
; Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay|hsync_r                                                    ; Merged with video_vga_dither:mydither|prevhsync                                                                  ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|vga_vsync_d                                         ; Merged with video_vga_dither:mydither|prevvsync                                                                  ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByteLoc[2..10]               ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByteLoc[1]        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|ena                           ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|ena                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[14][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[4]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[13][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[3]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[12][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[2]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[11][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[1]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[14][1]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[4]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[13][1]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[3]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[12][1]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[2]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[11][1]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[1]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[0]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[0]                                 ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[10][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[0]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[15][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[5]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[16][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[6]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[17][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[7]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[18][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[8]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[19][0]                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[9]                                   ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[1]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[1]                                 ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[9]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[19][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[8]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[18][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[7]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[17][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[6]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[16][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[5]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[15][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[0]                                             ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[10][1]                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|load_B                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|set_run_B                                    ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|load_A                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|set_run_A                                    ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[2]                                    ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_op[0]                                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[3]                                    ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_op[1]                                     ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|SCOL_CLR                                                               ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|SOVR_CLR                                                    ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[7]                                                       ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[8]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[7]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[8]                                      ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[7]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[8]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[7]                                                       ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[8]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[8]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[8]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[6]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[6]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[5]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[5]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[4]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[4]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[3]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[3]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[2]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[2]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[1]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[1]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_RD[0]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[0]                                            ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_T80_SET                                                           ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_TG68_PENDING_SET                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[1]                              ; Merged with Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[0]                   ;
; hybrid_pwm_sd:rightsd|out                                                                                       ; Merged with hybrid_pwm_sd:leftsd|out                                                                             ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|bitCount[1..3]                   ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|bitCount[0]           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|bankActive[2,3]                       ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|bankActive[1]              ;
; video_vga_dither:mydither|row                                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay|scanline                                        ;
; hybrid_pwm_sd:rightsd|pwmcounter[4]                                                                             ; Merged with hybrid_pwm_sd:leftsd|pwmcounter[4]                                                                   ;
; hybrid_pwm_sd:rightsd|pwmcounter[3]                                                                             ; Merged with hybrid_pwm_sd:leftsd|pwmcounter[3]                                                                   ;
; hybrid_pwm_sd:rightsd|pwmcounter[2]                                                                             ; Merged with hybrid_pwm_sd:leftsd|pwmcounter[2]                                                                   ;
; hybrid_pwm_sd:rightsd|pwmcounter[1]                                                                             ; Merged with hybrid_pwm_sd:leftsd|pwmcounter[1]                                                                   ;
; hybrid_pwm_sd:rightsd|pwmcounter[0]                                                                             ; Merged with hybrid_pwm_sd:leftsd|pwmcounter[0]                                                                   ;
; hybrid_pwm_sd:rightsd|pwmthreshold[4]                                                                           ; Merged with hybrid_pwm_sd:leftsd|pwmthreshold[4]                                                                 ;
; hybrid_pwm_sd:rightsd|pwmthreshold[3]                                                                           ; Merged with hybrid_pwm_sd:leftsd|pwmthreshold[3]                                                                 ;
; hybrid_pwm_sd:rightsd|pwmthreshold[2]                                                                           ; Merged with hybrid_pwm_sd:leftsd|pwmthreshold[2]                                                                 ;
; hybrid_pwm_sd:rightsd|pwmthreshold[1]                                                                           ; Merged with hybrid_pwm_sd:leftsd|pwmthreshold[1]                                                                 ;
; hybrid_pwm_sd:rightsd|pwmthreshold[0]                                                                           ; Merged with hybrid_pwm_sd:leftsd|pwmthreshold[0]                                                                 ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[7]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[15]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[7]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[15]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[6]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[14]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[6]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[14]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[5]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[13]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[5]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[13]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[4]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[12]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[4]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[12]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[3]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[11]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[3]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[11]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[2]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[10]                                                       ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[2]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[10]                                                     ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[9]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[1]                                                        ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[9]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[1]                                                      ;
; Virtual_Toplevel:virtualtoplevel|TG68_IO_D[8]                                                                   ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_IO_D[0]                                                        ;
; Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[8]                                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_D[0]                                                      ;
; hybrid_pwm_sd:rightsd|sigma[15]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[15]                                                                       ;
; hybrid_pwm_sd:rightsd|sigma[14]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[14]                                                                       ;
; hybrid_pwm_sd:rightsd|sigma[13]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[13]                                                                       ;
; hybrid_pwm_sd:rightsd|sigma[12]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[12]                                                                       ;
; hybrid_pwm_sd:rightsd|sigma[11]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[11]                                                                       ;
; hybrid_pwm_sd:rightsd|scaledin[31]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[31]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[30]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[30]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[29]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[29]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[28]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[28]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[27]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[27]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[26]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[26]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[25]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[25]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[24]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[24]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[23]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[23]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[22]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[22]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[21]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[21]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[20]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[20]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[19]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[19]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[18]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[18]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[17]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[17]                                                                    ;
; hybrid_pwm_sd:rightsd|scaledin[16]                                                                              ; Merged with hybrid_pwm_sd:leftsd|scaledin[16]                                                                    ;
; hybrid_pwm_sd:rightsd|sigma[10]                                                                                 ; Merged with hybrid_pwm_sd:leftsd|sigma[10]                                                                       ;
; hybrid_pwm_sd:rightsd|sigma[9]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[9]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[8]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[8]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[7]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[7]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[6]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[6]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[5]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[5]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[4]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[4]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[3]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[3]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[2]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[2]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[1]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[1]                                                                        ;
; hybrid_pwm_sd:rightsd|sigma[0]                                                                                  ; Merged with hybrid_pwm_sd:leftsd|sigma[0]                                                                        ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[17..33,42..63]          ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[16]          ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[35..41]                 ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[34]          ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[1]                                                 ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[0]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[0,1]                                              ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[0]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[2]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[2]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[3]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[3]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[4]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[4]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[5]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[5]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[6]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[6]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[7]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[7]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[8]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[8]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[9]                                                ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[9]                                      ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[10]                                               ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[10]                                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[11]                                               ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[11]                                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[12]                                               ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[12]                                     ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|right[13]                                               ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[13]                                     ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByte[1..9]                   ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByte[10]          ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[0]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[0]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[0]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[0]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[1]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[1]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[1]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[1]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[2]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[2]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[2]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[2]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[3]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[3]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[3]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[3]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[4]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[4]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[4]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[4]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[5]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[5]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[5]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[5]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[6]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[6]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[6]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[6]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[7]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[7]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[7]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[7]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_B[8]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[8]                                       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_B[8]                                                  ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[8]                                       ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[13]                                           ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[13]                                 ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[12]                                           ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[12]                                 ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[11]                                           ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[11]                                 ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[0]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[0]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[1]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[1]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[2]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[2]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[3]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[3]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[4]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[4]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[5]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[5]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[6]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[6]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[7]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[7]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[8]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[8]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[9]                                            ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[9]                                  ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_right[10]                                           ; Merged with Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[10]                                 ;
; sd_card:sd_card_d|reply0[1..5,7]                                                                                ; Merged with sd_card:sd_card_d|reply0[0]                                                                          ;
; sd_card:sd_card_d|reply1[0..7]                                                                                  ; Merged with sd_card:sd_card_d|reply0[0]                                                                          ;
; sd_card:sd_card_d|reply2[1..7]                                                                                  ; Merged with sd_card:sd_card_d|reply0[0]                                                                          ;
; sd_card:sd_card_d|reply3[0,2,4,6]                                                                               ; Merged with sd_card:sd_card_d|reply0[0]                                                                          ;
; sd_card:sd_card_d|reply3[1,3,5,7]                                                                               ; Merged with sd_card:sd_card_d|reply2[0]                                                                          ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByteLoc[1]                   ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|sendTriggerLoc                ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[8]                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[8]                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1_VRAM_ADDR[1]                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[8]                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[0]                              ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[16]                     ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByte[10]                     ; Stuck at GND due to stuck port data_in                                                                           ;
; sd_card:sd_card_d|reply0[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvTrigger                      ; Stuck at GND due to stuck port data_in                                                                           ;
; mist_console:mist_console_d|rx_byte[0..7]                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; mist_console:mist_console_d|strobe                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller|pending[1]       ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller|status[1]        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|bitCount[0]                      ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|bankActive[1]                         ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[34]                     ; Stuck at GND due to stuck port data_in                                                                           ;
; user_io:user_io_d|serial_out_wptr[0..5]                                                                         ; Stuck at GND due to stuck port clock                                                                             ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|ena                              ; Merged with video_vga_dither:mydither|ctr[0]                                                                     ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mem_read[16..30]                                    ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mem_read[31]                             ;
; mist_console:mist_console_d|recheck[0..15]                                                                      ; Lost fanout                                                                                                      ;
; mist_console:mist_console_d|state[0..5]                                                                         ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|ser_rxrecv                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mouserecvreg                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txbuffer[17]                     ; Stuck at GND due to stuck port data_in                                                                           ;
; sd_card:sd_card_d|cmd[7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; sd_card:sd_card_d|cmd[6]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_RD_CODE[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_FF_CODE[0]                                                          ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mem_read[31]                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; sd_card:sd_card_d|write_state~8                                                                                 ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|write_state~9                                                                                 ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|write_state~10                                                                                ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|read_state~10                                                                                 ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|read_state~11                                                                                 ; Lost fanout                                                                                                      ;
; sd_card:sd_card_d|read_state~12                                                                                 ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_StoreAndDecode        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|bootState.BOOT_DONE                                                            ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_NONE                 ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_CACHE                ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_VID1                 ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_VICVID               ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Interrupt             ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Load                  ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Or                    ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_ReadIODone            ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_StoreToStack          ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Xor                   ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And        ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_2                    ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_3                    ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_WRITE_1                   ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_WRITE_2                   ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_2                  ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_ABORT              ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1         ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_2                ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_3                ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_WRITE_1               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_WRITE_2               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_ACTIVE               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_AUTOREFRESH          ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_IDLE                 ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_INITAUTO1            ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_INITAUTO2            ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_INIT_PRECHARGE       ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_PRECHARGE            ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_PRECHARGE_ALL        ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_READ_2               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_READ_3               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_READ_4               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_READ_5               ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_READ_TERMINATEBURST  ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_SETMODE              ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_WRITE_2              ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_WRITE_3              ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_WRITE_4              ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_WRITE_ABORT          ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.RAM_WRITE_DLY            ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1     ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitHighRecv       ; Merged with Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitAck ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_REU                  ; Merged with Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_CPU_1541  ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_INIT                                                         ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_INIT                                              ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGB_RD2                                                        ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD2                                             ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_DT_ACC2                                                        ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD2                                             ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_SP1_RD2                                                        ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD2                                             ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_SP2_RD2                                                        ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD2                                             ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_And                   ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_ImShift     ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitAck            ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort.PORT_CPU_1541             ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1                ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWait100         ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_LOOP_WR                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD2                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1                    ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateRecvBit            ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_3                  ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_4                  ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_DLY                ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateClockAndDataLow ; Stuck at GND due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[0]                                                           ; Merged with Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[0]                                                    ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkFilterCnt[0..3]               ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitClockLow       ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateIdle               ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitClockHigh      ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateClockAndDataLow    ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWait100            ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[0..13]                 ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[0..13]              ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[9]                                                             ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|hcounter[14,15]               ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|vcounter[11..15]              ; Lost fanout                                                                                                      ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_CODE~9                                                            ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_CODE~12                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_CODE~6                                                            ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_CODE~15                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movepw                                      ; Merged with Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep4               ;
; Total Number of Removed Registers = 656                                                                         ;                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+
; mist_console:mist_console_d|rx_byte[7]                                                                  ; Stuck at GND                   ; mist_console:mist_console_d|recheck[0], mist_console:mist_console_d|recheck[1],                                  ;
;                                                                                                         ; due to stuck port data_in      ; mist_console:mist_console_d|recheck[2], mist_console:mist_console_d|recheck[3],                                  ;
;                                                                                                         ;                                ; mist_console:mist_console_d|recheck[4], mist_console:mist_console_d|state[0],                                    ;
;                                                                                                         ;                                ; mist_console:mist_console_d|state[1], mist_console:mist_console_d|state[2],                                      ;
;                                                                                                         ;                                ; mist_console:mist_console_d|state[3], mist_console:mist_console_d|state[4],                                      ;
;                                                                                                         ;                                ; mist_console:mist_console_d|state[5]                                                                             ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkReg                   ; Stuck at VCC                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvByte[10],                     ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|recvTrigger,                      ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller|pending[1],       ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller|status[1],        ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|bitCount[0],                      ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mouserecvreg,                                        ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkFilterCnt[0],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkFilterCnt[1],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkFilterCnt[2],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|clkFilterCnt[3]                   ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|sendTriggerLoc        ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[0],                  ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[1],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[2],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[6],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[9],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[10],                 ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[11],                 ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[12],                 ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[13]                  ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitAck    ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateRecvBit,            ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateIdle,               ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWaitClockHigh,      ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateClockAndDataLow,    ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState.stateWait100,            ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[0],                     ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[1],                     ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[2]                      ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|cache_ack_reg                 ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentBank[0],                        ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentBank[1],                        ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_1_reg,                           ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_0_reg,                           ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_1,                               ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ba_0,                               ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|bankActive[1]                          ;
; mist_console:mist_console_d|strobe                                                                      ; Stuck at GND                   ; user_io:user_io_d|serial_out_wptr[5], user_io:user_io_d|serial_out_wptr[4],                                      ;
;                                                                                                         ; due to stuck port data_in      ; user_io:user_io_d|serial_out_wptr[3], user_io:user_io_d|serial_out_wptr[2],                                      ;
;                                                                                                         ;                                ; user_io:user_io_d|serial_out_wptr[1], user_io:user_io_d|serial_out_wptr[0]                                       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWait100 ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateClockAndDataLow, ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[3],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[4],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[5],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[7],                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[8]                   ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState.HV_READ_1        ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.HV_READ_1,                    ;
;                                                                                                         ; due to stuck port data_in      ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_3,                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_4,                  ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState.RAM_WRITE_DLY                 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[9]             ; Lost Fanouts                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[10],                    ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[11],                    ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[12],                    ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[13]                     ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[3]             ; Lost Fanouts                   ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[4],                     ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[5],                     ;
;                                                                                                         ;                                ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[6]                      ;
; Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[0]                                                          ; Stuck at VCC                   ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rIPL_nr[0]                                   ;
;                                                                                                         ; due to stuck port data_in      ;                                                                                                                  ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vicvid_buffer[34]             ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[34]                      ;
;                                                                                                         ; due to stuck port clock_enable ;                                                                                                                  ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vicvid_buffer[16]             ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[16]                      ;
;                                                                                                         ; due to stuck port clock_enable ;                                                                                                                  ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|vid1_pending                  ; Stuck at GND                   ; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramAlmostDone                          ;
;                                                                                                         ; due to stuck port data_in      ;                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7201  ;
; Number of registers using Synchronous Clear  ; 311   ;
; Number of registers using Synchronous Load   ; 611   ;
; Number of registers using Asynchronous Clear ; 3593  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5603  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[1]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[2]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[3]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[4]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[5]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[6]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[7]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[8]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[9]       ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[10]      ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[11]      ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[12]      ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[13]      ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[14]      ; 2       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[15]      ; 2       ;
; hybrid_pwm_sd:leftsd|sigma[10]                                                     ; 1       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txd ; 2       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_HS                                 ; 6       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_HS                                     ; 6       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_VS                                 ; 5       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VS                                     ; 4       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[14]     ; 113     ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[13]     ; 84      ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[12]     ; 107     ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[7]      ; 138     ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|SVmode         ; 24      ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_interrupt ; 6       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|state[0]       ; 44      ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|uds_s                                   ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|uds_e                                   ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|lds_s                                   ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|lds_e                                   ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|as_s                                    ; 1       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|as_e                                    ; 1       ;
; Virtual_Toplevel:virtualtoplevel|TG68_CTRL_DTACK_N                                 ; 4       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|rw_s                                    ; 2       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|MREQ_n                                  ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|RD_n                                    ; 9       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|WR_n                                    ; 15      ;
; Virtual_Toplevel:virtualtoplevel|T80_CTRL_DTACK_N                                  ; 5       ;
; hybrid_pwm_sd:leftsd|pwmthreshold[4]                                               ; 1       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[0]                        ; 110     ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[0]                             ; 15      ;
; Virtual_Toplevel:virtualtoplevel|T80_CLKEN                                         ; 25      ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[13]      ; 8       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[10]      ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[9]       ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[8]       ; 5       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[0]     ; 3       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|S_state[1]                              ; 8       ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|S_state[0]                              ; 8       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[7]                             ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[2]                             ; 8       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[6]                             ; 10      ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[14]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[6]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80_SDRAM_DTACK_N                                 ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80_ZRAM_DTACK_N                                  ; 4       ;
; Virtual_Toplevel:virtualtoplevel|T80_IO_DTACK_N                                    ; 3       ;
; Virtual_Toplevel:virtualtoplevel|T80_BAR_DTACK_N                                   ; 3       ;
; Virtual_Toplevel:virtualtoplevel|T80_VDP_DTACK_N                                   ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80_FM_DTACK_N                                    ; 2       ;
; Virtual_Toplevel:virtualtoplevel|T80_FLASH_DTACK_N                                 ; 2       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[12]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[4]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|TG68_BAR_DTACK_N                                  ; 4       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[13]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[5]                           ; 9       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[15]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[7]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[11]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[3]                           ; 9       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[10]                           ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[2]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[9]                            ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[1]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[8]                            ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[0]                           ; 7       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[0]                            ; 7       ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[0]       ; 3       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[4]                            ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[4]                             ; 13      ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[1]                            ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[7]                            ; 5       ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[1]                             ; 19      ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[0]                            ; 1       ;
; Virtual_Toplevel:virtualtoplevel|VCLKCNT[0]                                        ; 10      ;
; Virtual_Toplevel:virtualtoplevel|VCLK                                              ; 213     ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[15]                                 ; 2       ;
; Virtual_Toplevel:virtualtoplevel|TG68_VDP_DTACK_N                                  ; 22      ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DTACK_N                                ; 15      ;
; Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[7]                                   ; 2       ;
; Virtual_Toplevel:virtualtoplevel|gen_io:io|FF_DTACK_N                              ; 12      ;
; Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[2]                                     ; 2       ;
; Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[1]                                     ; 2       ;
; Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[0]                                   ; 2       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[0]                                  ; 2       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[8]                                  ; 2       ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[14]                                 ; 2       ;
; Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[6]                                   ; 2       ;
; Total number of inverted registers = 226*                                          ;         ;
+------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                 ; Action           ; Reason              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add0~1                                                                                                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|Add3~1                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|Add3~33                                                                                            ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|Add4~1                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|Add4~30                                                                                            ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|Add0~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|Add0~16                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add3~0                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add3~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add4~0                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add4~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add5~0                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add5~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add6~0                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add6~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Equal26~0                                                                                              ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Equal26~1                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Equal26~1_RESYN856_BDD857                                                                              ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Equal26~1_RESYN982_BDD983                                                                              ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector55~4                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector60~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector60~0_RESYN1062_BDD1063                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector61~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector61~0_RESYN1060_BDD1061                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector62~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector62~0_RESYN1058_BDD1059                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector63~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector63~0_RESYN1056_BDD1057                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector64~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector64~0_RESYN1054_BDD1055                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector69~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector82~0                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector82~2                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector137~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector137~3_RESYN1042_BDD1043                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector177~1                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector177~2                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector189~0                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector189~1                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector207~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector207~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector207~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector207~3_RESYN866_BDD867                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector207~3_RESYN868_BDD869                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector208~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector208~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector208~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector208~3_RESYN862_BDD863                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector208~3_RESYN864_BDD865                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector216~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector216~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector216~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector216~3_RESYN858_BDD859                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector216~3_RESYN860_BDD861                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector217~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector217~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector217~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector217~3_RESYN870_BDD871                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector217~3_RESYN872_BDD873                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector218~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector218~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector218~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector218~3_RESYN882_BDD883                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector218~3_RESYN884_BDD885                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector219~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector219~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector219~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector219~3_RESYN878_BDD879                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector219~3_RESYN880_BDD881                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector220~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector220~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector220~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector220~3_RESYN886_BDD887                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector220~3_RESYN888_BDD889                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector221~1                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector221~2                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector221~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector221~3_RESYN874_BDD875                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector221~3_RESYN876_BDD877                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector233~1                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector234~3                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector286~1                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector286~1_RESYN990_BDD991                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector286~1_RESYN992_BDD993                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~2                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~2_RESYN988_BDD989                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~3                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~4                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~4_RESYN994_BDD995                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287~4_RESYN996_BDD997                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodeControl~6                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodeControl~8                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodeControl~8_RESYN1046_BDD1047                                                                      ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~1                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~2                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~3                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~3_RESYN1114_BDD1115                                                      ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~3_RESYN1116_BDD1117                                                      ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Emulate~3_RESYN1118_BDD1119                                                      ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[2]_OTERM201                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[3]_OTERM199                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[4]_OTERM197                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[5]_OTERM195                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[6]_OTERM193                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[7]_OTERM191                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[7]~18                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[7]~18_RESYN1044_BDD1045                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[8]_OTERM189                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[9]_OTERM187                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[10]_OTERM185                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[11]_OTERM183                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[12]_OTERM181                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[13]_OTERM203                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr~19                                                                                            ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM473                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM605                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM607                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM609                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM611                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM477                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM559                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM561                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM563                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM541                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM543                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM545                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM553                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM555                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM557                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM547                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM549                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM551                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM565                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM567                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM569                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM583                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM585                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM587                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM637                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM639                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM641                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM643                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM451                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM453                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM629                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM631                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM633                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM635                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM457                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM459                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM621                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM623                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM625                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM627                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM463                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM465                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM613                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM615                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM617                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM619                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM469                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM471                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM429                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM661                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM663                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM665                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM667                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM433                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM435                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM653                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM655                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM657                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM659                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM439                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM441                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM645                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM647                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM649                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM651                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM445                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM447                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM577                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM579                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM581                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM571                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM573                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM575                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM597                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM599                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM601                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM603                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM589                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM591                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM593                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM595                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM105                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM107                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM399                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM401_OTERM511                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM401_OTERM539                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM283                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM111                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM97                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM99                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM397                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM403_OTERM509                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM403_OTERM537                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM279                                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM103                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM89                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM91                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM395                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM405_OTERM507                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM405_OTERM535                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM275                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM95                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM81                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM83                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM393                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM407_OTERM505                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM407_OTERM533                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM271                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM87                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM73                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM75                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM391                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM409_OTERM503                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM409_OTERM531                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM267                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM79                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM65                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM67                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM389                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM411_OTERM501                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM411_OTERM529                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM263                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM71                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM57                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM59                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM387                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM413_OTERM499                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM413_OTERM527                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM259                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM63                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM49                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM51                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM385                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM415_OTERM497                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM415_OTERM525                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM255                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM55                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM41                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM43                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM383                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM417_OTERM495                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM417_OTERM523                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM251                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM47                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM33                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM35                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM381                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM419_OTERM493                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM419_OTERM521                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM247                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM39                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM25                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM27                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM379                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM421_OTERM491                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM421_OTERM519                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM243                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM31                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM17                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM19                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM377                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM423_OTERM489                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM423_OTERM517                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM239                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM23                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM9                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM11                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM375                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM425_OTERM487                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM425_OTERM515                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM235                                                                         ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM15                                                                                  ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM1                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM3                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM225                                                                          ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM227                                                                          ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM373                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM427_OTERM485                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM427_OTERM513                                                        ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM231                                                                          ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM7                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_addr[20]~0                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_addr[20]~0_RESYN984_BDD985                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_addr[20]~0_RESYN986_BDD987                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~2                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~2_RESYN1048_BDD1049                                                                              ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~2_RESYN1050_BDD1051                                                                              ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~2_RESYN1052_BDD1053                                                                              ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~3                                                                                                ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]~4                                                                                                ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc~1                                                                                                   ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add1~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add3~0                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add3~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add4~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add5~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add6~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add7~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add9~0                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Add9~1                                                                                                                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A~63                                                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Equal24~3                                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC~48                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC~50                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC~74                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegDIL[0]~3                                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP~24                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP~25                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|Add3~1                                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|Add5~1                                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|DAA_Q[1]~11                                                                                                            ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|DAA_Q[1]~12                                                                                                            ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr~32                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add2~0                                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add2~1                                                                                                           ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add5~8                                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add5~9                                                                                                           ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add5~14                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add12~0                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add12~1                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add12~26                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add12~27                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add16~2                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~43                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~44                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~45                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~46                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~46_RESYN1006_BDD1007                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~46_RESYN1008_BDD1009                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add17~46_RESYN1010_BDD1011                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~0                                                                                                          ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~1                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~1_RESYN946_BDD947                                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~1_RESYN948_BDD949                                                                                          ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~6                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~7                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~11                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~12                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~13                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~18                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~18_RESYN1108_BDD1109                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~18_RESYN1110_BDD1111                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~18_RESYN1112_BDD1113                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~19                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~19_RESYN950_BDD951                                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~19_RESYN952_BDD953                                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~20                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~20_RESYN954_BDD955                                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add18~20_RESYN956_BDD957                                                                                         ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~87                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~93                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~94                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~95                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~95_RESYN1022_BDD1023                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~95_RESYN1024_BDD1025                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~95_RESYN1026_BDD1027                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~95_RESYN1028_BDD1029                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Add21~236                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal36~0_OTERM137                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal36~1                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal36~1_OTERM139                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal36~1_RTM0141                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal36~1_RTM0141                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~0_OTERM121                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~1                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~1_OTERM293                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~1_RTM0295                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~1_RTM0295                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1064_BDD1065                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1066_BDD1067                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1068_BDD1069                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1070_BDD1071                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1072_BDD1073                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_NEW364_RESYN1074_BDD1075                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[1]_OTERM365                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[2]                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[2]_OTERM209                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[2]_OTERM353                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[2]_OTERM355                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[2]_OTERM357                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN890_BDD891                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN892_BDD893                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN892_RESYN1092_BDD1093                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN892_RESYN1094_BDD1095                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN894_BDD895                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN896_BDD897                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_NEW362_RESYN898_BDD899                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]_OTERM363                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[3]~3                                                                                                       ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~20                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~21                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~35                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~40                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~44                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~45                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~46                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~51                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~52                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags~52_RESYN1012_BDD1013                                                                                       ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux73~0_OTERM303                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux92~2                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux96~3                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux97~1                                                                                                          ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux102~2                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux102~3                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux104~0                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux104~0_RTM0294                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux152~6                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux152~8_OTERM307                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux152~12                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux152~14                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux152~14_RTM0128                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux153~12                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux153~12_RTM0140                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux156~1                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux157~0                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux160~5                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux179~4                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux179~6                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux179~12                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~10                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~11                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~11_RESYN854_BDD855                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~12                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~15                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~16                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN958_BDD959                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN960_BDD961                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN962_BDD963                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN964_BDD965                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN966_BDD967                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~20_RESYN968_BDD969                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux181~22                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~0_OTERM131                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~1_OTERM125                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~4_OTERM287                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~5                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~5_OTERM289                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~5_RTM0291                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~5_RTM0291                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~6_OTERM305                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~7_OTERM133                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~8                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~8_RTM0290                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux184~1                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux184~3                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux184~6                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux184~9                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux186~0                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~2                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~2_OTERM115                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~2_RTM0117                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~2_RTM0117                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~5                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~5_RTM0116                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux191~0_OTERM113                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux191~5                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux191~6                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~4_OTERM669                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~6                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~6_OTERM297                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~6_RTM0299                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~6_RTM0299                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~8                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~8_RTM0298                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux194~24                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux198~0_OTERM285                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux205~15                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux227~0                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux237~0_OTERM123                                                                                                ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~0                                                                                                         ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~0_RTM0481                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~0_RTM0481                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~2                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~2_RTM0480                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux257~5                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux259~20                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[9]~308                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[9]~308_RESYN1014_BDD1015                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[9]~308_RESYN1016_BDD1017                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[14]~340                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[14]~341                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[14]~341_RESYN1018_BDD1019                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in[14]~341_RESYN1020_BDD1021                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in~44                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in~144                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in~145                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in~145_RESYN974_BDD975                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP1in~145_RESYN976_BDD977                                                                                        ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~80                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~80_RESYN938_BDD939                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~80_RESYN940_BDD941                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~81                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~82                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[8]~82_RESYN942_BDD943                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~77                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~77_RESYN932_BDD933                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~77_RESYN934_BDD935                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~78                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~79                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[9]~79_RESYN936_BDD937                                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~74                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~74_RESYN926_BDD927                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~74_RESYN928_BDD929                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~75                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~76                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]~76_RESYN930_BDD931                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~71                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~71_RESYN920_BDD921                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~71_RESYN922_BDD923                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~72                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~73                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[11]~73_RESYN924_BDD925                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~68                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~68_RESYN914_BDD915                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~68_RESYN916_BDD917                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~69                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~70                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[12]~70_RESYN918_BDD919                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~65                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~65_RESYN908_BDD909                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~65_RESYN910_BDD911                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~66                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~67                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[13]~67_RESYN912_BDD913                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~62                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~62_RESYN1098_BDD1099                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~62_RESYN1100_BDD1101                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~63                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~64                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~64_RESYN904_BDD905                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[14]~64_RESYN906_BDD907                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[15]~53                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[15]~54                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[15]~54_RESYN900_BDD901                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[15]~54_RESYN902_BDD903                                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Regwrena~0                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Regwrena~5                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Selector0~2                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[0]~0                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC_add[0]~0                                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|bit_number[3]~0                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[8]                                                                                                ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[8]_OTERM173                                                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[8]_OTERM175_OTERM337                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[8]_OTERM175_OTERM339                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[9]                                                                                                ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[9]_OTERM169                                                                                       ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[9]_OTERM171_OTERM341                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[9]_OTERM171_OTERM343                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[9]_OTERM171_OTERM345                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[10]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[10]_OTERM161                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[10]_OTERM163_OTERM327                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[10]_OTERM163_OTERM329                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[11]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[11]_OTERM165                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[11]_OTERM167_OTERM321                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[11]_OTERM167_OTERM323                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[11]_OTERM167_OTERM325                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]_OTERM153                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]_OTERM155_OTERM309                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]_OTERM155_OTERM311                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]_OTERM155_OTERM313                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[12]_OTERM155_OTERM315                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[13]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[13]_OTERM157                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[13]_OTERM159_OTERM331                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[13]_OTERM159_OTERM333                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[13]_OTERM159_OTERM335                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]_OTERM145                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]_OTERM147                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]_OTERM149                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]_OTERM151_OTERM317                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]_OTERM151_OTERM319                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[15]                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[15]_OTERM177                                                                                      ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[15]_OTERM179_OTERM347                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[15]_OTERM179_OTERM349                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[15]_OTERM179_OTERM351                                                                             ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|datatype~1                                                                                                       ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|datatype~1_OTERM127                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|datatype~1_RTM0129                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|datatype~1_RTM0129                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|dest_hbits~0                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|div_reg~17                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|ea_only~3                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|execOPC_OTERM211                                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_ABCD~2                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_tas~5                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_in[0]~150                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state~234                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|next_micro_state~6                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[1]_OTERM371                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[3]_OTERM369                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[8]_OTERM215                                                                                               ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[10]_OTERM359                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[11]_OTERM361                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[12]_OTERM219                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[13]_OTERM223                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[14]_OTERM221                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[15]_OTERM213                                                                                              ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode~17                                                                                                        ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_11~0                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_11~1                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~2_OTERM135                                                                                            ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~3                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~3_NEW_REG142_OTERM367                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~3_OTERM143                                                                                            ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~5_NEW_REG118_OTERM217                                                                                 ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~5_OTERM119                                                                                            ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~15                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~16_OTERM301                                                                                           ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~18                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~22                                                                                                  ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~23                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~23_RESYN998_BDD999                                                                                  ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~23_RESYN1000_BDD1001                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~23_RESYN1002_BDD1003                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high~23_RESYN1004_BDD1005                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low~22                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low~22_RESYN1038_BDD1039                                                                                 ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low~22_RESYN1040_BDD1041                                                                                 ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[8]~11_Duplicate_57                                                                                    ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[9]~43_Duplicate_56                                                                                    ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[9]~43_Duplicate_RESYN1088_BDD1089                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[9]~43_Duplicate_RESYN1090_BDD1091                                                                     ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[10]~42_Duplicate_55                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[10]~42_Duplicate_RESYN1084_BDD1085                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[10]~42_Duplicate_RESYN1086_BDD1087                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[11]~41_Duplicate_54                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[11]~41_Duplicate_RESYN1080_BDD1081                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[11]~41_Duplicate_RESYN1082_BDD1083                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[12]~40_Duplicate_53                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[12]~40_Duplicate_RESYN1076_BDD1077                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[12]~40_Duplicate_RESYN1078_BDD1079                                                                    ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[13]~39_Duplicate_52                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[14]~38_Duplicate_51                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[15]~37_Duplicate_58                                                                                   ; Retimed Register ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~16                                                                                                  ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~17                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~17_RESYN1030_BDD1031                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~19                                                                                                  ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~20                                                                                                  ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~21                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~21_RESYN1032_BDD1033                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~21_RESYN1034_BDD1035                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[2]~21_RESYN1036_BDD1037                                                                                ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~2                                                                                                   ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~3                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~3_RESYN970_BDD971                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~3_RESYN972_BDD973                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~5                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~5_RESYN978_BDD979                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_Flags[3]~5_RESYN980_BDD981                                                                                   ; Created          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_get_extendedOPC~0                                                                                            ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|setstate~2                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|setstate~8                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector~12                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|Add2~1                                                                                                                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|Add2~40                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add2~0                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add2~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add2~26                                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add2~27                                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add3~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add4~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add6~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Add8~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_comb_bita0~COUT                             ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[0]~0                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|ar_sum[0]~11                                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal~5                                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_comb_bita0~COUT                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0]~0                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV~5                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|Equal4~3                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_II|sum[0]~1                                                                                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_comb_bita0~COUT ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[0]~0    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_comb_bita0~COUT ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[0]~0    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|atten_internal[0]                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|atten_internal[2]                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|logsin[0]~1                                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phase[0]~1                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX~7                                                                                                                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|subtresult[0]~1                                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|Add5~1                                                                                                                         ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|Add5~59                                                                                                                        ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_comb_bita0~COUT                   ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[0]~0                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|cntr_tnf:cntr1|add_sub6_result_int[0]~1                 ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|cntr_tnf:cntr1|trigger_mux_w[0]~0                       ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|op_3~1                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI~16                                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|Add1~1                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt~10                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|Add1~1                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt~9                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|Add2~1                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|Add2~3                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add2~23                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add4~1                                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add5~1                                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add7~1                                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add7~5                                                                                                                                      ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add11~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add11~18                                                                                                                                    ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add12~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add14~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add17~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add17~5                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add24~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add25~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add27~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add31~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add34~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add36~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add37~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add43~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add46~1                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Add46~2                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_Y[0]~5                                                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT~12                                                                                                                                  ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux0~20                                                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux24~20                                                                                                                                    ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux58~0                                                                                                                                     ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux59~0                                                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux62~0                                                                                                                                     ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_PIX[3]~0                                                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_OFS[3]~1                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_OFS[4]~0                                                                                                                              ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_OFS~2                                                                                                                                 ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_OFS~3                                                                                                                                 ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector19~1                                                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector20~1                                                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector67~5                                                                                                                                ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector186~1                                                                                                                               ; Deleted          ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector186~2                                                                                                                               ; Modified         ; Timing optimization ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector196~0                                                                                                                               ; Modified         ; Timing optimization ;
; ps2counter~4                                                                                                                                                                         ; Modified         ; Timing optimization ;
; user_io:user_io_d|Mux2~1                                                                                                                                                             ; Deleted          ; Timing optimization ;
; user_io:user_io_d|Mux2~2                                                                                                                                                             ; Deleted          ; Timing optimization ;
; user_io:user_io_d|Mux2~3                                                                                                                                                             ; Deleted          ; Timing optimization ;
; user_io:user_io_d|Mux2~4                                                                                                                                                             ; Deleted          ; Timing optimization ;
; user_io:user_io_d|Mux2~5                                                                                                                                                             ; Deleted          ; Timing optimization ;
; user_io:user_io_d|Mux2~7                                                                                                                                                             ; Modified         ; Timing optimization ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                       ; Megafunction                                                                                                                ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|to_zpu.memARead[0..31]           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|ram_rtl_0                ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|to_zpu.memBRead[0..31]           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|ram_rtl_0                ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|to_zpu.memARead[0..31]           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|ram_rtl_0                ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|to_zpu.memBRead[0..31]           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|ram_rtl_0                ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|reg_QA[0..15]                                                   ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_0                                       ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|reg_QB[0..15]                                                   ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_1                                       ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|reg_QA[16..31]                                                  ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_0                                      ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|reg_QB[16..31]                                                  ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_1                                      ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram[0..511][0..6] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ; RAM        ;
; sd_card:sd_card_d|buffer_byte[0..7]                                                                                                 ; sd_card:sd_card_d|buffer_rtl_0                                                                                              ; RAM        ;
; sd_card:sd_card_d|cid_byte[0..7]                                                                                                    ; sd_card:sd_card_d|cid_rtl_0                                                                                                 ; RAM        ;
; sd_card:sd_card_d|csd_byte[0..7]                                                                                                    ; sd_card:sd_card_d|csd_rtl_0                                                                                                 ; RAM        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|q                             ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|Mux0_rtl_0            ; ROM        ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[0..36,41..43][0..23]                    ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_0                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[0..9][0..23]                                              ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_0                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_cntsh|bits[0][0..23]                                                ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_0                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[37..40][0..22]                          ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_1                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[10..19][2..23]                                            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits_rtl_0                                             ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_statesh|bits[0..2][0..17]                                           ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VII_rtl_0                                                       ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VIII[0..2]                                                              ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VII_rtl_0                                                       ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VII[0..2]                                                               ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VII_rtl_0                                                       ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|bits[0..9][0..18]                                              ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|bits_rtl_0                                             ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st24[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st23[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st22[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st21[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st20[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st19[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st18[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st17[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st16[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st15[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st14[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st13[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st12[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st11[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st10[0]                                                     ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st9[0]                                                      ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st8[0]                                                      ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7[0]                                                      ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg2sh|bits[0][0..17]                                               ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits[0..10][0..5]                                            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regch|bits[3,4,7..26][0..5]                        ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh:phasemod_sh|bits[0..9][0..5]                                          ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssgattsh|bits[0][0..5]                                              ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits_rtl_0                                           ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits[0][0..2]                                                 ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VI[0..9]                                                                   ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_V[0..9]                                                                    ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IV[0..9]                                                                   ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|keyon_VI                                                                      ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|keyon_V                                                                       ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|keyon_IV                                                                      ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_IV[0..16]                                                               ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_III[0..16]                                                              ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_II[0..16]                                                               ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0                                            ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                          ; RAM Name                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[0]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[1]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[2]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[3]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[4]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[5]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[6]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[7]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[8]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[9]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[10]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[11]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[12]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[13]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[14]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[15]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[16]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[17]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[18]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[19]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[20]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[21]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[22]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[23]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[24]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[25]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[26]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[27]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[28]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[29]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[30]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[31]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[0]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[1]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[2]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[3]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[4]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[5]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[6]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[7]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[8]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[9]                                                                         ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[10]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[11]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[12]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[13]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[14]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[15]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[16]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[17]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[18]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[19]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[20]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[21]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[22]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[23]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[24]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[25]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[26]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[27]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[28]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[29]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[30]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[31]                                                                        ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0                                                                        ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[0]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[1]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[2]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[3]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[4]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[5]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[6]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[7]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[8]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[9]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[10] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[11] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[12] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[13] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[14] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[15] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[16] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[17] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[18] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[19] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[20] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[21] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[22] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[23] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[24] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0_bypass[25] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[0]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[1]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[2]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[3]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[4]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[5]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[6]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[7]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[8]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[9]  ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[10] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[11] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[12] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[13] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[14] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[15] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[16] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[17] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[18] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[19] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[20] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[21] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[22] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[23] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[24] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1_bypass[25] ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1 ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[1]                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[8]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_addr_reg[11]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_ldqm_reg                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram_a[9]                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_DMAV_DATA[13]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ram68k_d[7]                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|IO_DI[13]                                                                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|waitCount[12]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLNO[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|PRE_Y[6]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[4]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|sd_card:sd_card_d|byte_cnt[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[2]                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[5]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|mulu_reg[26]                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_AND                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txcounter[10]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|hcounter[14]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrC[0]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[0]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|vcounter[3]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIST_Toplevel|user_io:user_io_d|sd_dout[3]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[4]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_Y[0]                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|DMA_FLASH_D[4]                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][0]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[3]                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][0]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|dipswitches[2]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mousesendtrigger                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|host_bootdone                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|host_to_spi[1]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|ser_txdata[4]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|host_bootdata[14]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_State[1]                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_G[0]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|gp1emu[4]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[4]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|clkFilterCnt[0]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[7]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[6]                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_POS[8]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|shiftcnt[0]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sd_shift[7]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|zram_d[1]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ram68k_u_n                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ram68k_a[2]                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|romrd_a[5]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FM_DI[3]                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[15]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80_FLASH_D[0]                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txbuffer[11]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txbuffer[3]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[16]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[5]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[12]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|div_reg[20]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|mulu_reg[6]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[2]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_Y[7]                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[5]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIXDIV[2]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_PIXDIV[3]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[5]                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[6]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt_base[0]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|sd_card:sd_card_d|cmd_cnt[4]                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|user_io:user_io_d|ps2_kbd_tx_state[3]                                                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|romwr_a[19]                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|shift_count[1]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[3]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[6]                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_op[0]                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|user_io:user_io_d|ps2_kbd_tx_byte[0]                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_VRAM_ADDR[11]                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VDP_DI[6]                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentCol[0]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentCol[8]                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_OFS[0]                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|shift_reg[1]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[6]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[3]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[14]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[23]          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[11]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[7]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[16]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[1]                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vram_l_n_reg                                                     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vram_a_reg[0]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[2]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[5]                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|sd_addr_reg[1]                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[1]                                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[0]                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[0]                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[3]                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[3]                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[2]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][5]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][13]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][12]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][7]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][9]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][6]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][5]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][4]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][3]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][11]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][12]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][15]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][3]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][11]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][14]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][0]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][6]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][12]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][3]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][8]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][3]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][4]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][4]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][2]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][15]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][11]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][13]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][8]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][3]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][5]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][12]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][9]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][11]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][7]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][15]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][9]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][9]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][6]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][5]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][6]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][14]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][12]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][15]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][6]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][7]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][4]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][1]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][15]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][9]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][4]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][11]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][4]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][9]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][2]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][11]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][12]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][5]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][12]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][4]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][1]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][4]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][13]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][6]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][5]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][13]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][12]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][9]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][10]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][7]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][1]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][7]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][0]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][7]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][7]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][0]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][7]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][13]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][14]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][2]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][5]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][10]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][11]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][9]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][10]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][14]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][11]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][5]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][9]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][1]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][9]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][5]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][5]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][3]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][7]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][7]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentWrData[11]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[6]                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|clr_run_B                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|csm                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[4]                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[0]                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[6]                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_B[1]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_VRAM_ADDR[3]                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_X[0]                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_X[4]                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[12]                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[1]                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2_VRAM_ADDR[1]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2_VRAM_ADDR[3]                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_POS[6]                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentUdqm                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramTimer[2]                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramTimer[14]                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|BAR[19]                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ISet[0]                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_D_A[0]                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[14]                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[1]                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[5]                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_FLASH_D[14]                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_FLASH_D[6]                                                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_VDP_D[8]                                                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|waitCount[12]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9]                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_addr[20]            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|bitCount[1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[2]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[17]                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[10]                                                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_VRAM_ADDR[12]                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_VRAM_DI[13]                                                   ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[0]                                           ;
; 9:1                ; 10 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2_VRAM_ADDR[7]                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write_tmp[14]                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|HINT_COUNT[2]                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[7]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[2]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_vector[3]                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[8]                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_X[0]                                                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_X[8]                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80_VDP_D[3]                                                             ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_POS[5]                                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mem_read[12]                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[8]                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_D_A[0]                                               ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[4]                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_VRAM_ADDR[4]                                                 ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[4]                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[9]                                                   ;
; 12:1               ; 9 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_VRAM_ADDR[13]                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][4]                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][0]                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][0]                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][6]                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[0]                                                    ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[14]                                                   ;
; 272:1              ; 4 bits    ; 724 LEs       ; 16 LEs               ; 708 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|mem_read[4]                                   ;
; 131:1              ; 16 bits   ; 1392 LEs      ; 1376 LEs             ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_RD_DATA[13]                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[8]                                                          ;
; 21:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[7]                 ;
; 27:1               ; 11 bits   ; 198 LEs       ; 33 LEs               ; 165 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[9]                 ;
; 257:1              ; 9 bits    ; 1539 LEs      ; 378 LEs              ; 1161 LEs               ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|T_COLOR[6]                                                       ;
; 18:1               ; 5 bits    ; 60 LEs        ; 150 LEs              ; -90 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]                ;
; 15:1               ; 15 bits   ; 150 LEs       ; 480 LEs              ; -330 LEs               ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 64 LEs               ; -42 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]               ;
; 21:1               ; 6 bits    ; 84 LEs        ; 192 LEs              ; -108 LEs               ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[7]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[14]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|S_state[0]                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[10]                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[5]                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[9]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|lds_s                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|IO_LDS_N                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[13]                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[6]                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[0]                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[5]                                                    ;
; 26:1               ; 11 bits   ; 187 LEs       ; 22 LEs               ; 165 LEs                ; Yes        ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[10]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Mux3                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux55                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1_X                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|bit_number[4]                         ;
; 3:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|nextRamPort.PORT_ROMRD          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write[9]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay|green_out[4]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay|blue_out[5]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|Q_t                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|PC_datab[16]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|DAA_Q[2]                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_muxb[2]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_Y                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_Y                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|next[7]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux54                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux48                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux27                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux11                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux13                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux14                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|stg[5]                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|ar_sum[5]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|Mux21                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|addsub_b[2]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Save_Mux[1]                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZRC                                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode.Decoded_Store ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trapmake                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|addsub_a[25]                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|addsub_a[0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|nextRamRow[10]                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|Mux40                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|PC_datab[1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|PC_datab[7]                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|Mux15                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu|DAA_Q[7]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegDIL[4]                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|Mux27                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|Mux8                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|Mux54                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Mux23                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phasemod_II[7]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rf_source_addr[2]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|address[11]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|data_write[5]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|registerin[15]                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|nextRamRow[5]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrA[1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rf_dest_addr[0]                       ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|Mux3                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phasemod_II[6]                                      ;
; 32:1               ; 10 bits   ; 210 LEs       ; 210 LEs              ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux29                                                            ;
; 32:1               ; 10 bits   ; 210 LEs       ; 210 LEs              ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|Mux2                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|nextRamState.RAM_IDLE           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_a[3]                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_a[23]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_a[7]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phasemod_II[3]                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[7]                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[3]                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_a[15]                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Save_Mux[6]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phasemod_II[0]                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|Selector55                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|Selector49                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80_DI[2]                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector285                 ;
; 8:1                ; 26 bits   ; 130 LEs       ; 104 LEs              ; 26 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_in[15]                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_in[7]                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|memaddr_in[3]                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[10]                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|OP2out[18]                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux250                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux253                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80_DI[7]                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|Selector45                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|Selector7                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector287                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[12]                                                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[10]                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[3]                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[6]                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegWEL                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|bootState                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector150                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[15]                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68_DI[7]                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Save_Mux[7]                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|Selector30                                                               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector161                 ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |MIST_Toplevel|sd_card:sd_card_d|write_state                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Selector145                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState                   ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|Selector0                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC                                                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state                           ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC                                                              ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC                                                              ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |MIST_Toplevel|sd_card:sd_card_d|read_state                                                                              ;
; 28:1               ; 2 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component|altsyncram_cgf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for user_io:user_io_d                         ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; spi_sck_D[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; spi_sck_D[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[0] ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0|altsyncram_umr1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0|altsyncram_5ur1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_5od1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_5od1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_5od1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_5od1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0|altsyncram_f1h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0|altsyncram_f1h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0|altsyncram_nrg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_uai1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_9901:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 3857                  ; Signed Integer       ;
; CLK3_MULTIPLY_BY              ; 4                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 4                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 13500                 ; Signed Integer       ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 4630                  ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_USED             ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; coladdrbits    ; 9     ; Signed Integer                                       ;
; rowaddrbits    ; 13    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; coladdrbits    ; 9     ; Signed Integer                                                            ;
; rowaddrbits    ; 13    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; coladdrbits    ; 9     ; Signed Integer                                                                                ;
; rowaddrbits    ; 13    ; Signed Integer                                                                                ;
; writeburst     ; false ; Enumerated                                                                                    ;
; inittimeout    ; 10000 ; Signed Integer                                                                                ;
; caslatency     ; 2     ; Signed Integer                                                                                ;
; t_refresh_ms   ; 64.0  ; Signed Float                                                                                  ;
; t_ck_ns        ; 9.3   ; Signed Float                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_cgf1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                 ;
; t2write        ; 0     ; Signed Integer                                                 ;
; iowait         ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                        ;
; iowait         ; 1     ; Signed Integer                                                        ;
; flag_c         ; 0     ; Signed Integer                                                        ;
; flag_n         ; 1     ; Signed Integer                                                        ;
; flag_p         ; 2     ; Signed Integer                                                        ;
; flag_x         ; 3     ; Signed Integer                                                        ;
; flag_h         ; 4     ; Signed Integer                                                        ;
; flag_y         ; 5     ; Signed Integer                                                        ;
; flag_z         ; 6     ; Signed Integer                                                        ;
; flag_s         ; 7     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_MCode:mcode ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                        ;
; flag_c         ; 0     ; Signed Integer                                                                        ;
; flag_n         ; 1     ; Signed Integer                                                                        ;
; flag_p         ; 2     ; Signed Integer                                                                        ;
; flag_x         ; 3     ; Signed Integer                                                                        ;
; flag_h         ; 4     ; Signed Integer                                                                        ;
; flag_y         ; 5     ; Signed Integer                                                                        ;
; flag_z         ; 6     ; Signed Integer                                                                        ;
; flag_s         ; 7     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                    ;
; flag_c         ; 0     ; Signed Integer                                                                    ;
; flag_n         ; 1     ; Signed Integer                                                                    ;
; flag_p         ; 2     ; Signed Integer                                                                    ;
; flag_x         ; 3     ; Signed Integer                                                                    ;
; flag_h         ; 4     ; Signed Integer                                                                    ;
; flag_y         ; 5     ; Signed Integer                                                                    ;
; flag_z         ; 6     ; Signed Integer                                                                    ;
; flag_s         ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9tf2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9tf2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 7                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9tf2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_bhn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bhn1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; REG_TEST       ; 00000001 ; Unsigned Binary                                                          ;
; REG_TEST2      ; 00000010 ; Unsigned Binary                                                          ;
; REG_TESTYM     ; 00100001 ; Unsigned Binary                                                          ;
; REG_LFO        ; 00100010 ; Unsigned Binary                                                          ;
; REG_CLKA1      ; 00100100 ; Unsigned Binary                                                          ;
; REG_CLKA2      ; 00100101 ; Unsigned Binary                                                          ;
; REG_CLKB       ; 00100110 ; Unsigned Binary                                                          ;
; REG_TIMER      ; 00100111 ; Unsigned Binary                                                          ;
; REG_KON        ; 00101000 ; Unsigned Binary                                                          ;
; REG_IRQMASK    ; 00101001 ; Unsigned Binary                                                          ;
; REG_PCM        ; 00101010 ; Unsigned Binary                                                          ;
; REG_PCM_EN     ; 00101011 ; Unsigned Binary                                                          ;
; REG_CLK_N6     ; 00101101 ; Unsigned Binary                                                          ;
; REG_CLK_N3     ; 00101110 ; Unsigned Binary                                                          ;
; REG_CLK_N2     ; 00101111 ; Unsigned Binary                                                          ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; regop_width    ; 44    ; Signed Integer                                                                             ;
; regch_width    ; 27    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 44    ; Signed Integer                                                                                             ;
; stages         ; 24    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regch ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                             ;
; stages         ; 6     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; counter_width  ; 10    ; Signed Integer                                                                                       ;
; mult_width     ; 7     ; Signed Integer                                                                                       ;
; mult_max       ; 72    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; counter_width  ; 8     ; Signed Integer                                                                                       ;
; mult_width     ; 11    ; Signed Integer                                                                                       ;
; mult_max       ; 1152  ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                           ;
; stages         ; 24    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                            ;
; stages         ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                            ;
; stages         ; 3     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; ATTACK         ; 000   ; Unsigned Binary                                                           ;
; DECAY1         ; 001   ; Unsigned Binary                                                           ;
; DECAY2         ; 010   ; Unsigned Binary                                                           ;
; RELEASE        ; 011   ; Unsigned Binary                                                           ;
; HOLD           ; 100   ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssgattsh ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                               ;
; stages         ; 6     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                              ;
; stages         ; 3     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
; stages         ; 5     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg2sh ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
; stages         ; 18    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                           ;
; stages         ; 19    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_cntsh ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                            ;
; stages         ; 24    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_statesh ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                              ;
; stages         ; 18    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; NUM_VOICES     ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                     ;
; stages         ; 6     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                         ;
; stages         ; 6     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                     ;
; stages         ; 6     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh:phasemod_sh ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                ;
; stages         ; 6     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                             ;
; stages         ; 6     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; sysclk_frequency ; 1080  ; Signed Integer                                                                ;
; mouse_fourbyte   ; '0'   ; Enumerated                                                                    ;
; mouse_init       ; '1'   ; Enumerated                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; maxaddrbitbram ; 13    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; maxaddrbitbram ; 12    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; maxaddrbitbram ; 10    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; maxaddrbitbram ; 13    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                                                     ;
; enable_rx      ; false ; Enumerated                                                                                         ;
; enable_tx      ; true  ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 9     ; Signed Integer                                                                                                                        ;
; datawidth      ; 7     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 13    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                        ;
; ticksperusec   ; 108   ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                     ;
; ticksperusec   ; 108   ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; max_int        ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
; impl_multiply         ; true  ; Enumerated                                                                                 ;
; impl_comparison_sub   ; true  ; Enumerated                                                                                 ;
; impl_eqbranch         ; true  ; Enumerated                                                                                 ;
; impl_storebh          ; true  ; Enumerated                                                                                 ;
; impl_loadbh           ; true  ; Enumerated                                                                                 ;
; impl_call             ; true  ; Enumerated                                                                                 ;
; impl_shift            ; true  ; Enumerated                                                                                 ;
; impl_xor              ; true  ; Enumerated                                                                                 ;
; execute_ram           ; false ; Enumerated                                                                                 ;
; remap_stack           ; false ; Enumerated                                                                                 ;
; cache                 ; false ; Enumerated                                                                                 ;
; stackbit              ; 30    ; Signed Integer                                                                             ;
; maxaddrbit            ; 20    ; Signed Integer                                                                             ;
; maxaddrbitexternalram ; 30    ; Signed Integer                                                                             ;
; maxaddrbitbram        ; 13    ; Signed Integer                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist_console:mist_console_d ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; CLKFREQ        ; 108   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_io:user_io_d ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; STRLEN         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_vga_dither:mydither ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; outbits        ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                             ;
; WIDTH_A                            ; 32                                            ; Untyped                                                                             ;
; WIDTHAD_A                          ; 9                                             ; Untyped                                                                             ;
; NUMWORDS_A                         ; 512                                           ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 32                                            ; Untyped                                                                             ;
; WIDTHAD_B                          ; 9                                             ; Untyped                                                                             ;
; NUMWORDS_B                         ; 512                                           ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III                                   ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_umr1                               ; Untyped                                                                             ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                             ;
; WIDTH_A                            ; 32                                            ; Untyped                                                                             ;
; WIDTHAD_A                          ; 11                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 2048                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 32                                            ; Untyped                                                                             ;
; WIDTHAD_B                          ; 11                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 2048                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III                                   ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_5ur1                               ; Untyped                                                                             ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5od1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5od1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5od1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5od1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 9                    ; Untyped                                              ;
; WIDTHAD_A                          ; 11                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1710                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 9                    ; Untyped                                              ;
; WIDTHAD_B                          ; 11                   ; Untyped                                              ;
; NUMWORDS_B                         ; 1710                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_f1h1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 9                    ; Untyped                                              ;
; WIDTHAD_A                          ; 11                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1710                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 9                    ; Untyped                                              ;
; WIDTHAD_B                          ; 11                   ; Untyped                                              ;
; NUMWORDS_B                         ; 1710                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_f1h1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 7                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nrg1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 7                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_uai1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 9                    ; Untyped                        ;
; NUMWORDS_A                         ; 512                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 9                    ; Untyped                        ;
; NUMWORDS_B                         ; 512                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_vuc1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:cid_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_jrc1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_card:sd_card_d|altsyncram:csd_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_jrc1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                   ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                                ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                                                ;
; WIDTH_A                            ; 1                              ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 13                             ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 8192                           ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                              ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                ;
; INIT_FILE                          ; fpgagen.MIST_Toplevel0.rtl.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                    ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9901                ; Untyped                                                                                                ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                           ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                        ;
; TAP_DISTANCE   ; 24             ; Untyped                                                                                                                        ;
; WIDTH          ; 51             ; Untyped                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_l6m ; Untyped                                                                                                                        ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                           ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                        ;
; TAP_DISTANCE   ; 23             ; Untyped                                                                                                                        ;
; WIDTH          ; 4              ; Untyped                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_25m ; Untyped                                                                                                                        ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                         ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                      ;
; TAP_DISTANCE   ; 22             ; Untyped                                                                                                      ;
; WIDTH          ; 10             ; Untyped                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                      ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                               ;
+----------------+----------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                            ;
; TAP_DISTANCE   ; 20             ; Untyped                                                                                            ;
; WIDTH          ; 3              ; Untyped                                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                            ;
; CBXI_PARAMETER ; shift_taps_u4m ; Untyped                                                                                            ;
+----------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                         ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                      ;
; TAP_DISTANCE   ; 19             ; Untyped                                                                                                      ;
; WIDTH          ; 10             ; Untyped                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_k6m ; Untyped                                                                                                      ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                        ;
; TAP_DISTANCE   ; 18             ; Untyped                                                                                                        ;
; WIDTH          ; 2              ; Untyped                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_45m ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                        ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                        ;
; WIDTH          ; 44             ; Untyped                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_75m ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                       ;
; WIDTH          ; 29             ; Untyped                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_85m ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                           ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                        ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                   ;
+------------------------------------------------+-------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                ;
; LPM_WIDTHB                                     ; 4           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 21          ; Untyped                                                ;
; LPM_WIDTHR                                     ; 21          ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                ;
; LATENCY                                        ; 0           ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                ;
; USE_EAB                                        ; OFF         ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_9at    ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                ;
+------------------------------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                          ;
; CBXI_PARAMETER         ; add_sub_jui ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:U00|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                                                                     ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 17                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 17                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 17                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 17                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 17                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 17                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 17                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 17                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1710                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1710                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE1_rtl_0                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1710                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1710                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 7                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; sd_card:sd_card_d|altsyncram:buffer_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; sd_card:sd_card_d|altsyncram:cid_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; sd_card:sd_card_d|altsyncram:csd_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                               ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 24                                                                                                              ;
;     -- WIDTH               ; 51                                                                                                              ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 23                                                                                                              ;
;     -- WIDTH               ; 4                                                                                                               ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 22                                                                                                              ;
;     -- WIDTH               ; 10                                                                                                              ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0                             ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 20                                                                                                              ;
;     -- WIDTH               ; 3                                                                                                               ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 19                                                                                                              ;
;     -- WIDTH               ; 10                                                                                                              ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0                 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 18                                                                                                              ;
;     -- WIDTH               ; 2                                                                                                               ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0                 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 6                                                                                                               ;
;     -- WIDTH               ; 44                                                                                                              ;
; Entity Instance            ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0                  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                               ;
;     -- WIDTH               ; 29                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                        ;
+---------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                            ;
; Entity Instance                       ; Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                           ;
;     -- LPM_WIDTHB                     ; 32                                                                                           ;
;     -- LPM_WIDTHP                     ; 64                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                           ;
; Entity Instance                       ; Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0                         ;
;     -- LPM_WIDTHA                     ; 17                                                                                           ;
;     -- LPM_WIDTHB                     ; 4                                                                                            ;
;     -- LPM_WIDTHP                     ; 21                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "video_vga_dither:mydither" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; vid_ena ; Input ; Info     ; Stuck at VCC             ;
+---------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "user_io:user_io_d"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; conf_str          ; Input  ; Info     ; Stuck at GND                                                                        ;
; joystick_2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joystick_3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joystick_4        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joystick_analog_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joystick_analog_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; status[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; switches          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; buttons[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_mouse_clk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_mouse_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "sd_card:sd_card_d" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; allow_sdhc ; Input ; Info     ; Stuck at VCC  ;
+------------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; window_in  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; window_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mem_write[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_mem_addr[19..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_mem_benable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_mem_henable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; break                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; senddone    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard"         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_dat_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sendtrigger ; Input  ; Info     ; Stuck at GND                                                                        ;
; sendbusy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; senddone    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                            ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; wren1 ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enabled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; txint                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_divisor[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                       ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                  ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom" ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dipswitches[11..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2m_clk_in          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ps2m_dat_in          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ps2m_clk_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2m_dat_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_divert_sdcard   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_divert_keyboard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rommap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_deltax         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_deltay         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_buttons        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_rdy            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_idle           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vol_master           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vol_opll             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vol_scc              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vol_psg              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; rl   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; test_214 ; Input ; Info     ; Stuck at GND                                        ;
+----------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen"                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; st1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st5  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st7  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st8  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st9  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st11 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st13 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st14 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st15 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st17 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st18 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st19 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st20 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st21 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st22 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; st23 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; am   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B" ;
+----------+--------+----------+-------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Explicitly unconnected                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_VII"                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra       ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; extra[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_VI"                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra    ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; extra[2] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; extra[1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mod      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_V"                                                         ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra       ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; extra[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_IV"                                                         ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra       ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; extra[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mod         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_III"                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra    ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[3] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; extra[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; extra[1] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_II"                                                        ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; extra       ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "extra[3..3]" will be connected to GND. ;
; extra[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; extra[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; up_kon ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lfo_freq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lfo_en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rl       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pms      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|jt12:fm"                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; irq_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl"                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:obj_ci"                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[6..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bga_ci"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|vdp:vdp"                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; interlace    ; Input  ; Info     ; Stuck at GND                                                                        ;
; vbus_addr[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vbus_uds_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vbus_lds_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|os_rom:os" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; oen  ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|T80se:t80"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rfsh_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|TG68:tg68"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clkena_in    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reserve          ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_refresh    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_req        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cache_we         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_burst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_a          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_d          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_q          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid0_req         ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid0_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid0_addr        ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid0_do          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid1_rdstrobe    ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid1_busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid1_addr        ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid1_do          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vicvid_wrstrobe  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vicvid_busy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vicvid_addr      ; Input  ; Info     ; Stuck at GND                                                                        ;
; vicvid_di        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_ack      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu6510_request  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_we       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_d        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_q        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reustrobe        ; Input  ; Info     ; Stuck at GND                                                                        ;
; reubusy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reuwe            ; Input  ; Info     ; Stuck at GND                                                                        ;
; reua             ; Input  ; Info     ; Stuck at GND                                                                        ;
; reud             ; Input  ; Info     ; Stuck at GND                                                                        ;
; reuq             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu1541_req      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_ack      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu1541_we       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_d        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_q        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; romwr_a[24..22]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; romrd_a[24..22]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram68k_a[24..23] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram68k_a[21..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram68k_a[22]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vram_a[22..21]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vram_a[24..23]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vram_a[20..16]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; debugidle        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugrefresh     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; romwr_we ; Input  ; Info     ; Stuck at VCC                                                                        ;
; romwr_q  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Virtual_Toplevel:virtualtoplevel"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2k_clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2k_dat_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:U00"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Feb 21 21:40:12 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpgagen -c fpgagen
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v
    Info (12023): Found entity 1: jt12_sh_rst
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh24.v
    Info (12023): Found entity 1: jt12_sh24
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh6_rst.v
    Info (12023): Found entity 1: jt12_sh6_rst
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_pg.v
    Info (12023): Found entity 1: jt12_pg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_op.v
    Info (12023): Found entity 1: jt12_op
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mod6.v
    Info (12023): Found entity 1: jt12_mod6
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_lfo.v
    Info (12023): Found entity 1: jt51_lfo
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_eg.v
    Info (12023): Found entity 1: jt12_eg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_acc.v
    Info (12023): Found entity 1: jt12_acc
Info (12021): Found 2 design units, including 2 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_timers.v
    Info (12023): Found entity 1: jt12_timers
    Info (12023): Found entity 2: jt12_timer
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh.v
    Info (12023): Found entity 1: jt12_sh
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_reg.v
    Info (12023): Found entity 1: jt12_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v
    Info (12023): Found entity 1: jt12_opsync
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mod24.v
    Info (12023): Found entity 1: jt12_mod24
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v
    Info (12023): Found entity 1: jt12_mmr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_kon.v
    Info (12023): Found entity 1: jt12_kon
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_fm.v
    Info (12023): Found entity 1: jt12_fm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v
    Info (12023): Found entity 1: jt12_clksync
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_clk.v
    Info (12023): Found entity 1: jt12_clk
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12.v
    Info (12023): Found entity 1: jt12
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/virtual_toplevel.vhd
    Info (12022): Found design unit 1: Virtual_Toplevel-rtl
    Info (12023): Found entity 1: Virtual_Toplevel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/video_vga_dither.vhd
    Info (12022): Found design unit 1: video_vga_dither-rtl
    Info (12023): Found entity 1: video_vga_dither
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80se.vhd
    Info (12022): Found design unit 1: T80se-rtl
    Info (12023): Found entity 1: T80se
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/TG68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic
    Info (12023): Found entity 1: TG68_fast
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/TG68.vhd
    Info (12022): Found design unit 1: TG68-logic
    Info (12023): Found entity 1: TG68
Info (12021): Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/src/vdp_common.vhd
    Info (12022): Found design unit 1: vdp_common
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp.vhd
    Info (12022): Found design unit 1: vdp-rtl
    Info (12023): Found entity 1: vdp
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/os_rom.vhd
    Info (12022): Found design unit 1: os_rom-rtl
    Info (12023): Found entity 1: os_rom
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/gen_io.vhd
    Info (12022): Found design unit 1: gen_io-rtl
    Info (12023): Found entity 1: gen_io
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/gen_fm.vhd
    Info (12022): Found design unit 1: gen_fm-rtl
    Info (12023): Found entity 1: gen_fm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd
    Info (12022): Found design unit 1: chameleon_sdram-rtl
    Info (12023): Found entity 1: chameleon_sdram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd
    Info (12022): Found design unit 1: vdp_colinfo-SYN
    Info (12023): Found entity 1: vdp_colinfo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp_objinfo.vhd
    Info (12022): Found design unit 1: vdp_objinfo-SYN
    Info (12023): Found entity 1: vdp_objinfo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/zram.vhd
    Info (12022): Found design unit 1: zram-SYN
    Info (12023): Found entity 1: zram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd
    Info (12022): Found design unit 1: OnScreenDisplay-rtl
    Info (12023): Found entity 1: OnScreenDisplay
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd
    Info (12022): Found design unit 1: OSD_Overlay-RTL
    Info (12023): Found entity 1: OSD_Overlay
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd
    Info (12022): Found design unit 1: DualPortRAM_2Read_Unreg-RTL
    Info (12023): Found entity 1: DualPortRAM_2Read_Unreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/user_io.v
    Info (12023): Found entity 1: user_io
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/sd_card.v
    Info (12023): Found entity 1: sd_card
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/osd.v
    Info (12023): Found entity 1: osd
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v
    Info (12023): Found entity 1: hybrid_pwm_sd
Info (12021): Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/mist_console.v
    Info (12023): Found entity 1: mist_console
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd
    Info (12022): Found design unit 1: MIST_Toplevel-rtl
    Info (12023): Found entity 1: MIST_Toplevel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd
    Info (12022): Found design unit 1: spi_interface-rtl
    Info (12023): Found entity 1: spi_interface
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl
    Info (12023): Found entity 1: simple_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl
    Info (12023): Found entity 1: io_ps2_com
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd
    Info (12022): Found design unit 1: CtrlModule-rtl
    Info (12023): Found entity 1: CtrlModule
Info (12021): Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpupkg.vhd
    Info (12022): Found design unit 1: zpupkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd
    Info (12022): Found design unit 1: zpu_core_flex-behave
    Info (12023): Found entity 1: zpu_core_flex
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM.vhd
    Info (12022): Found design unit 1: CtrlROM_ROM-arch
    Info (12023): Found entity 1: CtrlROM_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd
    Info (12022): Found design unit 1: CharROM_ROM-arch
    Info (12023): Found entity 1: CharROM_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd
    Info (12022): Found design unit 1: CtrlROM_ROM2-arch
    Info (12023): Found entity 1: CtrlROM_ROM2
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd
    Info (12022): Found design unit 1: CtrlROM_ROM1-arch
    Info (12023): Found entity 1: CtrlROM_ROM1
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd
    Info (12022): Found design unit 1: MergeROM-arch
    Info (12023): Found entity 1: MergeROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd
    Info (12022): Found design unit 1: CtrlROM-arch
    Info (12023): Found entity 1: CtrlROM
Warning (10236): Verilog HDL Implicit Net warning at jt12.v(112): created implicit net for "busy"
Warning (10236): Verilog HDL Implicit Net warning at jt12.v(127): created implicit net for "write"
Warning (10236): Verilog HDL Implicit Net warning at jt12.v(213): created implicit net for "keyon_II"
Warning (10236): Verilog HDL Implicit Net warning at jt12.v(214): created implicit net for "keyoff_II"
Info (12127): Elaborating entity "MIST_Toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(69): object "joy_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(70): object "joy_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(71): object "joy_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(72): object "joy_ana_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(73): object "joy_ana_1" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at MIST_Toplevel.vhd(74): used implicit default value for signal "txd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(108): object "ps2_keyboard_clk_mix" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(109): object "ps2_keyboard_clk_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(110): object "ps2_keyboard_dat_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(114): object "ps2_mouse_dat_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MIST_Toplevel.vhd(115): object "ps2_mouse_clk_mix" assigned a value but never read
Warning (10492): VHDL Process Statement warning at MIST_Toplevel.vhd(238): signal "ps2_keyboard_clk_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIST_Toplevel.vhd(239): signal "ps2_mouse_clk_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pll" for hierarchy "pll:U00"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U00|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:U00|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:U00|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "4630"
    Info (12134): Parameter "clk4_divide_by" = "13500"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "3857"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U00|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "Virtual_Toplevel" for hierarchy "Virtual_Toplevel:virtualtoplevel"
Warning (10540): VHDL Signal Declaration warning at virtual_toplevel.vhd(113): used explicit default value for signal "romwr_we" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(116): object "romwr_q" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at virtual_toplevel.vhd(184): used explicit default value for signal "NO_DATA" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(189): object "TG68_CLK" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(219): object "T80_RFSH_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(220): object "T80_HALT_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(365): object "VBUS_UDS_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(366): object "VBUS_LDS_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(418): object "rommap" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at virtual_toplevel.vhd(439): object "HEXVALUE" assigned a value but never read
Warning (10492): VHDL Process Statement warning at virtual_toplevel.vhd(932): signal "CART_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at virtual_toplevel.vhd(1501): signal "CART_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sdram_controller" for hierarchy "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc"
Info (12128): Elaborating entity "chameleon_sdram" for hierarchy "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"
Warning (10036): Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(308): object "hv_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(310): object "nextHvState" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(311): object "nextHvAddr" assigned a value but never read
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal "romwr_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal "romwr_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(368): signal "romwr_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(373): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(374): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(375): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal "vram_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal "vram_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(379): signal "vram_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(381): signal "vram_l_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(382): signal "vram_u_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(386): signal "vram_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(387): signal "vram_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(388): signal "vram_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal "romrd_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal "romrd_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(394): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(395): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(396): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal "ram68k_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal "ram68k_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(400): signal "ram68k_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(402): signal "ram68k_l_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(403): signal "ram68k_u_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(407): signal "ram68k_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(408): signal "ram68k_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(409): signal "ram68k_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal "cpu6510_request" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal "cpu6510_ackLoc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(413): signal "cpu6510_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(415): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(416): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(420): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(421): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(422): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal "cache_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal "cache_ack_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(426): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(427): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(428): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(429): signal "cache_burst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(432): signal "cache_burst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(435): signal "cache_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(437): signal "cache_burst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(438): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(439): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(442): signal "reserve" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(443): signal "reu_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(445): signal "reuWe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(447): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(448): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(452): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(453): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(454): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal "cpu1541_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal "cpu1541_ack_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(457): signal "cpu1541_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(459): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(460): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(464): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(465): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(466): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(467): signal "vicvid_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(470): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(471): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(472): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal "vid0_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal "vid0_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(478): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(479): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(480): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(481): signal "vid1_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(485): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(486): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_gen_sdram.vhd(487): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at chameleon_gen_sdram.vhd(352): inferring latch(es) for signal or variable "nextBurst", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nextBurst" at chameleon_gen_sdram.vhd(352)
Info (12128): Elaborating entity "zram" for hierarchy "Virtual_Toplevel:virtualtoplevel|zram:zr"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgf1.tdf
    Info (12023): Found entity 1: altsyncram_cgf1
Info (12128): Elaborating entity "altsyncram_cgf1" for hierarchy "Virtual_Toplevel:virtualtoplevel|zram:zr|altsyncram:altsyncram_component|altsyncram_cgf1:auto_generated"
Info (12128): Elaborating entity "TG68" for hierarchy "Virtual_Toplevel:virtualtoplevel|TG68:tg68"
Warning (10036): Verilog HDL or VHDL warning at TG68.vhd(105): object "n_clk" assigned a value but never read
Info (12128): Elaborating entity "TG68_fast" for hierarchy "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(342): object "illegal_write_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(343): object "illegal_read_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(344): object "illegal_byteaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(352): object "trap_chk" assigned a value but never read
Info (12128): Elaborating entity "T80se" for hierarchy "Virtual_Toplevel:virtualtoplevel|T80se:t80"
Info (12128): Elaborating entity "T80" for hierarchy "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "os_rom" for hierarchy "Virtual_Toplevel:virtualtoplevel|os_rom:os"
Info (12128): Elaborating entity "gen_io" for hierarchy "Virtual_Toplevel:virtualtoplevel|gen_io:io"
Info (12128): Elaborating entity "vdp" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp"
Warning (10036): Verilog HDL or VHDL warning at vdp.vhd(198): object "IM2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vdp.vhd(262): object "DT_WR_SIZE" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at vdp.vhd(379): used implicit default value for signal "BGB_COLINFO_D_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at vdp.vhd(382): object "BGB_COLINFO_Q_A" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at vdp.vhd(418): used implicit default value for signal "BGA_COLINFO_D_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at vdp.vhd(421): object "BGA_COLINFO_Q_A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vdp.vhd(583): object "PIXOUT" assigned a value but never read
Warning (10631): VHDL Process Statement warning at vdp.vhd(2083): inferring latch(es) for signal or variable "OBJ_COLINFO_D_B", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[0]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[1]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[2]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[3]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[4]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[5]" at vdp.vhd(2083)
Info (10041): Inferred latch for "OBJ_COLINFO_D_B[6]" at vdp.vhd(2083)
Info (12128): Elaborating entity "vdp_colinfo" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_b" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tf2.tdf
    Info (12023): Found entity 1: altsyncram_9tf2
Info (12128): Elaborating entity "altsyncram_9tf2" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_colinfo:bgb_ci|altsyncram:altsyncram_component|altsyncram_9tf2:auto_generated"
Info (12128): Elaborating entity "vdp_objinfo" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhn1.tdf
    Info (12023): Found entity 1: altsyncram_bhn1
Info (12128): Elaborating entity "altsyncram_bhn1" for hierarchy "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated"
Info (12128): Elaborating entity "jt12" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm"
Info (12128): Elaborating entity "jt12_clksync" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync"
Info (12128): Elaborating entity "jt12_clk" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen"
Info (12128): Elaborating entity "jt12_mmr" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(105): object "selected_map" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(107): object "sch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(108): object "irq_zero_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(108): object "irq_brdy_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(108): object "irq_eos_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(109): object "irq_tb_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_mmr.v(109): object "irq_ta_en" assigned a value but never read
Info (12128): Elaborating entity "jt12_reg" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"
Warning (10036): Verilog HDL or VHDL warning at jt12_reg.v(154): object "update_op_IV" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_reg.v(156): object "update_op_VI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_reg.v(198): object "up_fb_ch" assigned a value but never read
Info (12128): Elaborating entity "jt12_mod24" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod24:u_opch_II"
Info (12128): Elaborating entity "jt12_kon" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon"
Info (12128): Elaborating entity "jt12_opsync" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync"
Warning (10230): Verilog HDL assignment warning at jt12_opsync.v(40): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at jt12_opsync.v(41): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at jt12_opsync.v(42): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at jt12_opsync.v(43): truncated value with size 4 to match size of target (1)
Info (12128): Elaborating entity "jt12_fm" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_fm:u_fm"
Warning (10935): Verilog HDL Casex/Casez warning at jt12_fm.v(50): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at jt12_fm.v(57): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at jt12_fm.v(66): casex/casez item expression overlaps with a previous casex/casez item expression
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regch"
Info (12128): Elaborating entity "jt12_timers" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers"
Info (12128): Elaborating entity "jt12_timer" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A"
Info (12128): Elaborating entity "jt12_timer" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B"
Info (12128): Elaborating entity "jt12_pg" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg"
Warning (10230): Verilog HDL assignment warning at jt12_pg.v(162): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at jt12_pg.v(188): truncated value with size 21 to match size of target (17)
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh"
Info (12128): Elaborating entity "jt12_eg" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg"
Info (12128): Elaborating entity "jt12_sh24" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssgattsh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg2sh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_cntsh"
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_statesh"
Info (12128): Elaborating entity "jt12_op" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"
Warning (10036): Verilog HDL or VHDL warning at jt12_op.v(229): object "et_sel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt12_op.v(230): object "et_fine" assigned a value but never read
Warning (10030): Net "sinetable.data_a" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sinetable.waddr_a" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "explut_jt51.data_a" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "explut_jt51.waddr_a" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sinetable.we_a" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "explut_jt51.we_a" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "jt12_sh_rst" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer"
Warning (10230): Verilog HDL assignment warning at jt12_sh_rst.v(37): truncated value with size 14 to match size of target (6)
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh:phasemod_sh"
Info (12128): Elaborating entity "jt12_acc" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc"
Warning (10230): Verilog HDL assignment warning at jt12_acc.v(102): truncated value with size 12 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at jt12_acc.v(104): truncated value with size 12 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at jt12_acc.v(106): truncated value with size 12 to match size of target (11)
Info (12128): Elaborating entity "jt12_sh" for hierarchy "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer"
Info (12128): Elaborating entity "CtrlModule" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(96): object "spi_wide" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(118): object "mem_writeEnableh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(119): object "mem_writeEnableb" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CtrlModule.vhd(156): object "mousesenddone" assigned a value but never read
Warning (10492): VHDL Process Statement warning at CtrlModule.vhd(202): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CtrlModule.vhd(407): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CtrlROM" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom"
Info (12128): Elaborating entity "CtrlROM_ROM1" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1"
Info (12128): Elaborating entity "CtrlROM_ROM2" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2"
Info (12128): Elaborating entity "MergeROM" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|MergeROM:merge"
Info (12128): Elaborating entity "simple_uart" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"
Warning (10631): VHDL Process Statement warning at simple_uart.vhd(129): inferring latch(es) for signal or variable "rxstate", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at simple_uart.vhd(129): inferring latch(es) for signal or variable "rxint", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "rxdata" at simple_uart.vhd(20)
Info (10041): Inferred latch for "rxint" at simple_uart.vhd(129)
Info (10041): Inferred latch for "rxstate.stop" at simple_uart.vhd(129)
Info (10041): Inferred latch for "rxstate.bits" at simple_uart.vhd(129)
Info (10041): Inferred latch for "rxstate.start" at simple_uart.vhd(129)
Info (10041): Inferred latch for "rxstate.idle" at simple_uart.vhd(129)
Info (12128): Elaborating entity "OnScreenDisplay" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"
Warning (10492): VHDL Process Statement warning at OnScreenDisplay.vhd(166): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal "osd_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal "hwindowactive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal "vwindowactive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "DualPortRAM_2Read_Unreg" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram"
Warning (10492): VHDL Process Statement warning at DualPortRAM_2Read_Unreg.vhd(47): signal "address1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DualPortRAM_2Read_Unreg.vhd(48): signal "address2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CharROM_ROM" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom"
Warning (10542): VHDL Variable Declaration warning at CharROM_ROM.vhd(21): used initial value expression for variable "rom" because variable was never assigned a value
Info (12128): Elaborating entity "spi_interface" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi"
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard"
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|interrupt_controller:intcontroller"
Info (12128): Elaborating entity "zpu_core_flex" for hierarchy "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"
Warning (10036): Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object "begin_inst" assigned a value but never read
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(318): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(320): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(322): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(324): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(429): signal "comparison_sub_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(435): signal "shift_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(444): signal "memBRead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable "pc", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "to_rom.memAAddr[15..14]" at zpu_core_flex.vhd(99)
Warning (10873): Using initial value X (don't care) for net "to_rom.memBAddr[15..14]" at zpu_core_flex.vhd(99)
Info (12128): Elaborating entity "OSD_Overlay" for hierarchy "Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(42): signal "window_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(44): signal "osd_window_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(45): signal "osd_pixel_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(45): signal "red_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(46): signal "osd_pixel_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(46): signal "green_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(47): signal "osd_pixel_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(47): signal "blue_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(48): signal "scanline" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(48): signal "scanline_ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(49): signal "red_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(50): signal "green_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(51): signal "blue_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(53): signal "red_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(54): signal "green_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OSD_Overlay.vhd(55): signal "blue_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mist_console" for hierarchy "mist_console:mist_console_d"
Warning (10230): Verilog HDL assignment warning at mist_console.v(37): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mist_console.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mist_console.v(48): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mist_console.v(49): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "sd_card" for hierarchy "sd_card:sd_card_d"
Warning (10036): Verilog HDL or VHDL warning at sd_card.v(112): object "crc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd_card.v(128): object "writing" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sd_card.v(194): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "user_io" for hierarchy "user_io:user_io_d"
Warning (10755): Verilog HDL warning at user_io.v(88): assignments to spi_sck create a combinational loop
Warning (10230): Verilog HDL assignment warning at user_io.v(162): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at user_io.v(227): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at user_io.v(292): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at user_io.v(303): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at user_io.v(362): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at user_io.v(368): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "video_vga_dither" for hierarchy "video_vga_dither:mydither"
Info (12128): Elaborating entity "hybrid_pwm_sd" for hierarchy "hybrid_pwm_sd:leftsd"
Warning (10230): Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|q_b[15]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer sd_card:sd_card_d|buffer_read_latch
    Warning (19017): Found clock multiplexer sd_card:sd_card_d|buffer_read_strobe
    Warning (19017): Found clock multiplexer sd_card:sd_card_d|buffer_din_strobe
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|FM_A[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|FM_A[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|VDP_A[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|VDP_A[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|IO_A[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|IO_A[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|IO_A[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|IO_A[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Virtual_Toplevel:virtualtoplevel|os_rom:os|D[15]" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer user_io:user_io_d|spi_sck~0
Warning (276027): Inferred dual-clock RAM node "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sd_card:sd_card_d|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sd_card:sd_card_d|cid_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sd_card:sd_card_d|csd_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_CODE" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|bankRow" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_ADDR" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_DATA" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "user_io:user_io_d|ps2_kbd_fifo" is uninferred due to inappropriate RAM size
Info (19000): Inferred 22 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1710
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1710
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1710
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1710
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_card:sd_card_d|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_card:sd_card_d|cid_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_card:sd_card_d|csd_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to fpgagen.MIST_Toplevel0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 24
        Info (286033): Parameter WIDTH set to 51
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 23
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 22
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VII_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 20
        Info (286033): Parameter WIDTH set to 3
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st7_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 18
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 44
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 29
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|Mult0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|Add3"
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM2:myrom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umr1.tdf
    Info (12023): Found entity 1: altsyncram_umr1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|CtrlROM:mysplitrom|CtrlROM_ROM1:myrom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ur1.tdf
    Info (12023): Found entity 1: altsyncram_5ur1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf
    Info (12023): Found entity 1: altsyncram_5od1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|vdp:vdp|altsyncram:LINE0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1710"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1710"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1h1.tdf
    Info (12023): Found entity 1: altsyncram_f1h1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrg1.tdf
    Info (12023): Found entity 1: altsyncram_nrg1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uai1.tdf
    Info (12023): Found entity 1: altsyncram_uai1
Info (12130): Elaborated megafunction instantiation "sd_card:sd_card_d|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "sd_card:sd_card_d|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuc1.tdf
    Info (12023): Found entity 1: altsyncram_vuc1
Info (12130): Elaborated megafunction instantiation "sd_card:sd_card_d|altsyncram:cid_rtl_0"
Info (12133): Instantiated megafunction "sd_card:sd_card_d|altsyncram:cid_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrc1.tdf
    Info (12023): Found entity 1: altsyncram_jrc1
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "fpgagen.MIST_Toplevel0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9901.tdf
    Info (12023): Found entity 1: altsyncram_9901
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "24"
    Info (12134): Parameter "WIDTH" = "51"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l6m.tdf
    Info (12023): Found entity 1: shift_taps_l6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vf81.tdf
    Info (12023): Found entity 1: altsyncram_vf81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf
    Info (12023): Found entity 1: cntr_hpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "23"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_25m.tdf
    Info (12023): Found entity 1: shift_taps_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf
    Info (12023): Found entity 1: altsyncram_pc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf
    Info (12023): Found entity 1: cntr_gpf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "22"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf
    Info (12023): Found entity 1: altsyncram_hf81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpf.tdf
    Info (12023): Found entity 1: cntr_fpf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "20"
    Info (12134): Parameter "WIDTH" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf
    Info (12023): Found entity 1: shift_taps_u4m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf
    Info (12023): Found entity 1: altsyncram_3d81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mpf.tdf
    Info (12023): Found entity 1: cntr_mpf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k6m.tdf
    Info (12023): Found entity 1: shift_taps_k6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tf81.tdf
    Info (12023): Found entity 1: altsyncram_tf81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf
    Info (12023): Found entity 1: cntr_lpf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "18"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_45m.tdf
    Info (12023): Found entity 1: shift_taps_45m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jpf.tdf
    Info (12023): Found entity 1: cntr_jpf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "44"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_75m.tdf
    Info (12023): Found entity 1: shift_taps_75m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf
    Info (12023): Found entity 1: altsyncram_tc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unf.tdf
    Info (12023): Found entity 1: cntr_unf
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "29"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_85m.tdf
    Info (12023): Found entity 1: shift_taps_85m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2k31.tdf
    Info (12023): Found entity 1: altsyncram_2k31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info (12023): Found entity 1: add_sub_p2e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf
    Info (12023): Found entity 1: mult_ubt
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9at.tdf
    Info (12023): Found entity 1: mult_9at
Info (12130): Elaborated megafunction instantiation "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3"
Info (12133): Instantiated megafunction "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_add_sub:Add3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jui.tdf
    Info (12023): Found entity 1: add_sub_jui
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a25"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a26"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a7"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le3a[18]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[17]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[13]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le3a[17]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[18]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[17]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[16]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[15]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[16]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[15]"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[14]"
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13014): Ignored 182 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 178 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_nCS" is stuck at GND
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ALTSYNCRAM"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[7]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[6]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[5]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[4]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[3]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[2]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[1]"
    Info (17048): Logic cell "user_io:user_io_d|spi_sck_D[0]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[1]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[2]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[3]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[0]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[6]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[5]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[7]"
    Info (17048): Logic cell "user_io:user_io_d|serial_out_byte[4]"
Warning (15899): PLL "pll:U00|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332104): Reading SDC File: '../../Board/mist/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[0]} {U00|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[2]} {U00|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[3]} {U00|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQMH is not an input port.
    Info (332050): set_input_delay -clock sd1clk_pin -max 5.8 [get_ports SDRAM_DQ*]
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQML is not an input port.
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQMH is not an input port.
    Info (332050): set_input_delay -clock sd1clk_pin -min 3.2 [get_ports SDRAM_DQ*]
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQML is not an input port.
Warning (332054): Assignment set_output_delay is accepted but has some problems at constraints.sdc(95): Set_input_delay/set_output_delay has replaced one or more delays on port "SDRAM_CLK". Please use -add_delay option.
    Info (332050): set_output_delay -clock sd1clk_pin -max 0.5 [get_ports SDRAM_CLK]
Warning (332054): Assignment set_output_delay is accepted but has some problems at constraints.sdc(96): Set_input_delay/set_output_delay has replaced one or more delays on port "SDRAM_CLK". Please use -add_delay option.
    Info (332050): set_output_delay -clock sd1clk_pin -min 0.5 [get_ports SDRAM_CLK]
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "user_io_d|spi_sck~0|combout"
    Warning (332126): Node "user_io_d|spi_sck~0|datac"
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|ZCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|VCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io_d|sd_ack was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|read_state.000 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io_d|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|B was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|read_state.001 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|write_state.110 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|romrd_req was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[0] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[2] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[3] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[3] does not match the master clock period requirement: 37.037
Warning (332061): Virtual clock memclk is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   37.040       clk_27
    Info (332111):    9.260       memclk
    Info (332111):    9.260   sd1clk_pin
    Info (332111):   18.520       sysclk
    Info (332111):   18.520 U00|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    9.260 U00|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    9.260 U00|altpll_component|auto_generated|pll1|clk[3]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3348 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1908 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:23
Info (144001): Generated suppressed messages file /home/jtejada/github/fpgagen/syn/mist/fpgagen.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 10 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[1]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[2]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[3]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[0]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[6]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[5]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[7]"
    Info (35004): Node: "user_io:user_io_d|serial_out_byte[4]"
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "UART_RX"
    Warning (15610): No output dependent on input pin "SPI_SS2"
    Warning (15610): No output dependent on input pin "SPI_SS3"
    Warning (15610): No output dependent on input pin "SPI_SS4"
Info (21057): Implemented 19766 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 19302 logic cells
    Info (21064): Implemented 384 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 338 warnings
    Info: Peak virtual memory: 546 megabytes
    Info: Processing ended: Tue Feb 21 21:43:37 2017
    Info: Elapsed time: 00:03:25
    Info: Total CPU time (on all processors): 00:03:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jtejada/github/fpgagen/syn/mist/fpgagen.map.smsg.


