{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 10:45:32 2020 " "Info: Processing started: Thu Dec 17 10:45:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrickLock -c TrickLock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrickLock -c TrickLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TestPw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TestPw.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPw " "Info: Found entity 1: TestPw" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChangePw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ChangePw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChangePw " "Info: Found entity 1: ChangePw" {  } { { "ChangePw.v" "" { Text "E:/EDA/TrickLock/ChangePw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReadKey.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ReadKey.v" { { "Info" "ISGN_ENTITY_NAME" "1 Readkey " "Info: Found entity 1: Readkey" {  } { { "ReadKey.v" "" { Text "E:/EDA/TrickLock/ReadKey.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyBord4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file KeyBord4.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBord4 " "Info: Found entity 1: KeyBord4" {  } { { "KeyBord4.v" "" { Text "E:/EDA/TrickLock/KeyBord4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotarray.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dotarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotarray " "Info: Found entity 1: dotarray" {  } { { "dotarray.v" "" { Text "E:/EDA/TrickLock/dotarray.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven " "Info: Found entity 1: seven" {  } { { "seven.v" "" { Text "E:/EDA/TrickLock/seven.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrickLock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrickLock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrickLock " "Info: Found entity 1: TrickLock" {  } { { "TrickLock.bdf" "" { Schematic "E:/EDA/TrickLock/TrickLock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_500hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_500hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_500hz " "Info: Found entity 1: divi_500hz" {  } { { "divi_500hz.v" "" { Text "E:/EDA/TrickLock/divi_500hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_1hz " "Info: Found entity 1: divi_1hz" {  } { { "divi_1hz.v" "" { Text "E:/EDA/TrickLock/divi_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestPw " "Info: Elaborating entity \"TestPw\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "TestPw.v(21) " "Error (10200): Verilog HDL Conditional Statement error at TestPw.v(21): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 21 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TestPw.v(30) " "Warning (10230): Verilog HDL assignment warning at TestPw.v(30): truncated value with size 32 to match size of target (4)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unlock TestPw.v(19) " "Warning (10240): Verilog HDL Always Construct warning at TestPw.v(19): inferring latch(es) for variable \"unlock\", which holds its previous value in one or more paths through the always construct" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count TestPw.v(19) " "Warning (10240): Verilog HDL Always Construct warning at TestPw.v(19): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockkey TestPw.v(19) " "Warning (10240): Verilog HDL Always Construct warning at TestPw.v(19): inferring latch(es) for variable \"lockkey\", which holds its previous value in one or more paths through the always construct" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockkey TestPw.v(35) " "Info (10041): Inferred latch for \"lockkey\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] TestPw.v(35) " "Info (10041): Inferred latch for \"count\[0\]\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] TestPw.v(35) " "Info (10041): Inferred latch for \"count\[1\]\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] TestPw.v(35) " "Info (10041): Inferred latch for \"count\[2\]\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] TestPw.v(35) " "Info (10041): Inferred latch for \"count\[3\]\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unlock TestPw.v(35) " "Info (10041): Inferred latch for \"unlock\" at TestPw.v(35)" {  } { { "TestPw.v" "" { Text "E:/EDA/TrickLock/TestPw.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 17 10:45:32 2020 " "Error: Processing ended: Thu Dec 17 10:45:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
