--steven miller
--117140
LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity datapath1 is

generic(width : positive := 8);

port
(
	x: in std_logic_vector(width-1 downto 0);
	y: in std_logic_vector(width-1 downto 0);
	output: out std_logic_vector(width-1 downto 0);
	x_sel, y_sel, y_en, x_en, output_en: in std_logic;
	x_lt_y,x_ne_y : std_logic
	
);
end datapath1;

architecture arch of datapath1 is


begin



end arch;