$date
	Wed Nov 23 00:08:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ir_tb $end
$var wire 16 ! tstd_out [15:0] $end
$var reg 1 " tstclk $end
$var reg 16 # tstd_in [15:0] $end
$var reg 1 $ tstrst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 16 % d_in [15:0] $end
$var wire 1 $ rst $end
$var reg 16 & d_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100010000110001 &
b10111100110001 %
x$
b10111100110001 #
1"
b100010000110001 !
$end
#5
0"
#10
b10111100110001 !
b10111100110001 &
b1001111010110001 #
b1001111010110001 %
1"
#15
0"
#20
b1001111010110001 !
b1001111010110001 &
b100010000110001 #
b100010000110001 %
1"
#25
0"
#30
b100010000110001 !
b100010000110001 &
b1100010000110001 #
b1100010000110001 %
1"
#35
0"
#40
b1100010000110001 !
b1100010000110001 &
b10000110001 #
b10000110001 %
1"
#45
0"
#50
b10000110001 !
b10000110001 &
1"
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
