# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_resetJobStats
    rt::HARTNDb_resetSystemStats
    rt::HARTNDb_startSystemStats
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-24784-ip-172-31-48-57.ec2.internal/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file delete -force $::env(RT_TMP)
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    rt::set_parameter datapathDensePacking false
    set rt::partid xcvu9p-flgb2104-2-i
    source $::env(HRT_TCL_PATH)/rtSynthParallelPrep.tcl
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common_vhdl.tcl
    set rt::defaultWorkLibName xil_defaultlib

    set rt::useElabCache false
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/interfaces
  } -define XSDB_SLV_DIS {
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/PE.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/ccf_ctl.v
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/comparator.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/counter.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/fifo_async.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/fifo_in_out.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/flop_ccf.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/fsm_matrix2hash.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/fsm_sha3_fifo.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/heavy_hash.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/heavy_hash_blk.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/matrix_controller.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/matrix_data_path.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/matrix_ram.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/matrix_top.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/nonce_gen.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sync.v
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/top.sv
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/wrapper_top.sv
    }
      rt::read_verilog -sv -include {
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/interfaces
  } -define XSDB_SLV_DIS {
      /opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -include {
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/hdl/verilog
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl
    /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/interfaces
  } -define XSDB_SLV_DIS {
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/ltlib_v1_0_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/xsdbs_v1_0_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/xsdbm_v3_0_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/ila_v6_2_syn_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl/xsdbm_v2_0_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/hdl/vio_v3_0_syn_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/hdl/lut_buffer_v2_0_vl_rfs.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v
      /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v
    }
      rt::read_vhdl -lib blk_mem_gen_v8_3_6 /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
      rt::read_vhdl -lib fifo_generator_v13_1_4 /home/centos/src/project_data/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
      rt::read_vhdl -lib xil_defaultlib {
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_pkg.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_bytepad.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_pkg.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_cons.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_round.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_top.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd
      /home/centos/src/project_data/github/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd
    }
      rt::read_vhdl -lib xpm /opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification false
    set rt::top cl_hello_world
    rt::set_parameter enableIncremental true
    rt::set_parameter markDebugPreservationLevel "enable"
    set rt::reportTiming false
    rt::set_parameter elaborateOnly true
    rt::set_parameter elaborateRtl true
    rt::set_parameter eliminateRedundantBitOperator false
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter merge_flipflops true
    rt::set_parameter srlDepthThreshold 5
    rt::set_parameter rstSrlDepthThreshold 6
# MODE: 
    rt::set_parameter webTalkPath {}
    rt::set_parameter synthDebugLog false
    rt::set_parameter printModuleName false
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-24784-ip-172-31-48-57.ec2.internal/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_rtlelab -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    if { $rt::flowresult == 1 } { return -code error }


    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
