
*** Running vivado
    with args -log top2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 378.160 ; gain = 74.609
Command: synth_design -top top2 -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23256
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'valid_stage', assumed default net type 'wire' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:19]
INFO: [Synth 8-11241] undeclared symbol 'is_ready', assumed default net type 'wire' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:20]
WARNING: [Synth 8-8895] 'valid_stage' is already implicitly declared on line 19 [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:25]
WARNING: [Synth 8-8895] 'is_ready' is already implicitly declared on line 20 [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:37]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 816.395 ; gain = 413.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top2' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline2' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/pipeline2.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter STAGE_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline2' (0#1) [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/pipeline2.v:3]
INFO: [Synth 8-6157] synthesizing module 'valid_chain2' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/valid_chain2.v:3]
	Parameter STAGE_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'valid_chain2' (0#1) [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/valid_chain2.v:3]
INFO: [Synth 8-6157] synthesizing module 'bubble' [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/bubble.v:3]
	Parameter STAGE_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bubble' (0#1) [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/bubble.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top2' (0#1) [D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.srcs/sources_1/new/top2.v:3]
WARNING: [Synth 8-7129] Port clk in module bubble is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bubble is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_ready in module valid_chain2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_in in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_ready in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[15] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[14] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[13] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[12] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[11] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[10] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[9] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[8] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[7] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[6] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[5] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[4] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[3] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[2] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[1] in module pipeline2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_stage_in[0] in module pipeline2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.453 ; gain = 505.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.453 ; gain = 505.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.453 ; gain = 505.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.453 ; gain = 505.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 15    
+---Registers : 
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    15|
|3     |LUT2 |    34|
|4     |LUT3 |    33|
|5     |LUT4 |    19|
|6     |LUT5 |    18|
|7     |LUT6 |    33|
|8     |FDRE |   144|
|9     |IBUF |    12|
|10    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   318|
|2     |  controlflow |valid_chain2 |    33|
|3     |  dataflow    |pipeline2    |   263|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.773 ; gain = 683.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1094.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 59dc9148
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1184.566 ; gain = 806.406
INFO: [Common 17-1381] The checkpoint 'D:/Fifth_semestr/Schemach/Prs/Pr2/Pr2/Pr2.runs/synth_1/top2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top2_utilization_synth.rpt -pb top2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  4 21:17:17 2025...
