-- File: signed2twoscomplement.vhd
-- Generated by MyHDL 1.0dev
-- Date: Wed Oct 21 08:37:29 2015


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_10.all;

entity signed2twoscomplement is
    port (
        clk: in std_logic;
        x: in signed (8 downto 0);
        z: out unsigned(7 downto 0)
    );
end entity signed2twoscomplement;


architecture MyHDL of signed2twoscomplement is






begin





SIGNED2TWOSCOMPLEMENT_UNSIGNED_LOGIC: process (clk) is
begin
    if rising_edge(clk) then
        z <= resize(unsigned(x), 8);
    end if;
end process SIGNED2TWOSCOMPLEMENT_UNSIGNED_LOGIC;

end architecture MyHDL;
