Analysis & Synthesis report for TOP
Mon May 13 13:35:40 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |TOP|BOOT:boot|estat
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |TOP
 18. Parameter Settings for User Entity Instance: BOOT:boot
 19. Parameter Settings for User Entity Instance: serv_rf_top:CPU
 20. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if
 21. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_rf_ram:rf_ram
 22. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu
 23. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_state:state
 24. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_decode:decode
 25. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_immdec:immdec
 26. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_bufreg:bufreg
 27. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl
 28. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_rf_if:rf_if
 29. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_mem_if:mem_if
 30. Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_csr:serv_csr.csr
 31. Parameter Settings for User Entity Instance: MDU:modul_MDU
 32. Parameter Settings for User Entity Instance: IMEM:IMEM
 33. Parameter Settings for User Entity Instance: DMEM:DMEM
 34. Parameter Settings for User Entity Instance: SPI_MODULE:spi|SPIfifo:TXFIFO
 35. Parameter Settings for User Entity Instance: SPI_MODULE:spi|SPIfifo:RXFIFO
 36. Parameter Settings for User Entity Instance: GPIO_MOD:GPIOs
 37. Parameter Settings for Inferred Entity Instance: serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0
 38. Parameter Settings for Inferred Entity Instance: MDU:modul_MDU|lpm_mult:Mult0
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "interrupt:int_module"
 42. Port Connectivity Checks: "serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl"
 43. Port Connectivity Checks: "BOOT:boot"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 13 13:35:40 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; TOP                                            ;
; Top-level Entity Name              ; TOP                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 33,247                                         ;
;     Total combinational functions  ; 14,378                                         ;
;     Dedicated logic registers      ; 19,483                                         ;
; Total registers                    ; 19483                                          ;
; Total pins                         ; 15                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,152                                          ;
; Embedded Multiplier 9-bit elements ; 8                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; TOP                ; TOP                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../RTL/CPU/serv_top.v            ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v                ;         ;
; ../RTL/CPU/serv_state.v          ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v              ;         ;
; ../RTL/CPU/serv_rf_top.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v             ;         ;
; ../RTL/CPU/serv_rf_ram_if.v      ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v          ;         ;
; ../RTL/CPU/serv_rf_ram.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v             ;         ;
; ../RTL/CPU/serv_rf_if.v          ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v              ;         ;
; ../RTL/CPU/serv_mem_if.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v             ;         ;
; ../RTL/CPU/serv_immdec.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v             ;         ;
; ../RTL/CPU/serv_decode.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v             ;         ;
; ../RTL/CPU/serv_ctrl.v           ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v               ;         ;
; ../RTL/CPU/serv_csr.v            ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v                ;         ;
; ../RTL/CPU/serv_bufreg2.v        ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v            ;         ;
; ../RTL/CPU/serv_bufreg.v         ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v             ;         ;
; ../RTL/CPU/serv_alu.v            ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v                ;         ;
; ../RTL/TOP.v                     ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v                         ;         ;
; ../RTL/SPIfifoRX.v               ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v                   ;         ;
; ../RTL/SPI_SLAVE.v               ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v                   ;         ;
; ../RTL/SPI_MODULE.v              ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v                  ;         ;
; ../RTL/MDU.v                     ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v                         ;         ;
; ../RTL/interruptMOD.v            ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v                ;         ;
; ../RTL/IMEM_2024.v               ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v                   ;         ;
; ../RTL/GPIO.v                    ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v                        ;         ;
; ../RTL/DMEM.v                    ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v                        ;         ;
; ../RTL/BOOT.v                    ; yes             ; User Verilog HDL File        ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qvg1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/altsyncram_qvg1.tdf        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/lab/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_86t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/mult_86t.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 33,247      ;
;                                             ;             ;
; Total combinational functions               ; 14378       ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 13302       ;
;     -- 3 input functions                    ; 844         ;
;     -- <=2 input functions                  ; 232         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 14091       ;
;     -- arithmetic mode                      ; 287         ;
;                                             ;             ;
; Total registers                             ; 19483       ;
;     -- Dedicated logic registers            ; 19483       ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 15          ;
; Total memory bits                           ; 1152        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 19460       ;
; Total fan-out                               ; 115216      ;
; Average fan-out                             ; 3.40        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; |TOP                                         ; 14378 (71)          ; 19483 (2)                 ; 1152        ; 8            ; 0       ; 4         ; 15   ; 0            ; |TOP                                                                                           ; TOP             ; work         ;
;    |BOOT:boot|                               ; 133 (133)           ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|BOOT:boot                                                                                 ; BOOT            ; work         ;
;    |DMEM:DMEM|                               ; 1464 (1464)         ; 2081 (2081)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DMEM:DMEM                                                                                 ; DMEM            ; work         ;
;    |GPIO_MOD:GPIOs|                          ; 23 (23)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|GPIO_MOD:GPIOs                                                                            ; GPIO_MOD        ; work         ;
;    |IMEM:IMEM|                               ; 11534 (11534)       ; 16417 (16417)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IMEM:IMEM                                                                                 ; IMEM            ; work         ;
;    |MDU:modul_MDU|                           ; 430 (384)           ; 326 (326)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TOP|MDU:modul_MDU                                                                             ; MDU             ; work         ;
;       |lpm_mult:Mult0|                       ; 46 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TOP|MDU:modul_MDU|lpm_mult:Mult0                                                              ; lpm_mult        ; work         ;
;          |mult_86t:auto_generated|           ; 46 (46)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TOP|MDU:modul_MDU|lpm_mult:Mult0|mult_86t:auto_generated                                      ; mult_86t        ; work         ;
;    |SPI_MODULE:spi|                          ; 273 (31)            ; 311 (14)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SPI_MODULE:spi                                                                            ; SPI_MODULE      ; work         ;
;       |SPI_SLAVE:slave|                      ; 38 (38)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SPI_MODULE:spi|SPI_SLAVE:slave                                                            ; SPI_SLAVE       ; work         ;
;       |SPIfifo:RXFIFO|                       ; 98 (98)             ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SPI_MODULE:spi|SPIfifo:RXFIFO                                                             ; SPIfifo         ; work         ;
;       |SPIfifo:TXFIFO|                       ; 106 (106)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SPI_MODULE:spi|SPIfifo:TXFIFO                                                             ; SPIfifo         ; work         ;
;    |interrupt:int_module|                    ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|interrupt:int_module                                                                      ; interrupt       ; work         ;
;    |serv_rf_top:CPU|                         ; 439 (0)             ; 185 (0)                   ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU                                                                           ; serv_rf_top     ; work         ;
;       |serv_rf_ram:rf_ram|                   ; 2 (2)               ; 1 (1)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_rf_ram:rf_ram                                                        ; serv_rf_ram     ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_qvg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated ; altsyncram_qvg1 ; work         ;
;       |serv_rf_ram_if:rf_ram_if|             ; 42 (42)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if                                                  ; serv_rf_ram_if  ; work         ;
;       |serv_top:cpu|                         ; 395 (1)             ; 166 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu                                                              ; serv_top        ; work         ;
;          |serv_alu:alu|                      ; 13 (13)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_alu:alu                                                 ; serv_alu        ; work         ;
;          |serv_bufreg2:bufreg2|              ; 181 (181)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2                                         ; serv_bufreg2    ; work         ;
;          |serv_bufreg:bufreg|                ; 10 (10)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg:bufreg                                           ; serv_bufreg     ; work         ;
;          |serv_csr:serv_csr.csr|             ; 29 (29)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_csr:serv_csr.csr                                        ; serv_csr        ; work         ;
;          |serv_ctrl:ctrl|                    ; 44 (44)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl                                               ; serv_ctrl       ; work         ;
;          |serv_decode:decode|                ; 17 (17)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_decode:decode                                           ; serv_decode     ; work         ;
;          |serv_immdec:immdec|                ; 40 (40)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_immdec:immdec                                           ; serv_immdec     ; work         ;
;          |serv_mem_if:mem_if|                ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_mem_if:mem_if                                           ; serv_mem_if     ; work         ;
;          |serv_rf_if:rf_if|                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_rf_if:rf_if                                             ; serv_rf_if      ; work         ;
;          |serv_state:state|                  ; 36 (36)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_state:state                                             ; serv_state      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 576          ; 2            ; 576          ; 2            ; 1152 ; None ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|BOOT:boot|estat                                                                               ;
+---------------+--------------+--------------+-------------+-------------+---------------+-------------+------------+
; Name          ; estat.IMEMRd ; estat.IMEMWr ; estat.SPIWr ; estat.SPIRd ; estat.waitSPI ; estat.START ; estat.IDLE ;
+---------------+--------------+--------------+-------------+-------------+---------------+-------------+------------+
; estat.IDLE    ; 0            ; 0            ; 0           ; 0           ; 0             ; 0           ; 0          ;
; estat.START   ; 0            ; 0            ; 0           ; 0           ; 0             ; 1           ; 1          ;
; estat.waitSPI ; 0            ; 0            ; 0           ; 0           ; 1             ; 0           ; 1          ;
; estat.SPIRd   ; 0            ; 0            ; 0           ; 1           ; 0             ; 0           ; 1          ;
; estat.SPIWr   ; 0            ; 0            ; 1           ; 0           ; 0             ; 0           ; 1          ;
; estat.IMEMWr  ; 0            ; 1            ; 0           ; 0           ; 0             ; 0           ; 1          ;
; estat.IMEMRd  ; 1            ; 0            ; 0           ; 0           ; 0             ; 0           ; 1          ;
+---------------+--------------+--------------+-------------+-------------+---------------+-------------+------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; interrupt:int_module|pos[2..7]         ; Lost fanout        ;
; BOOT:boot|estat~4                      ; Lost fanout        ;
; BOOT:boot|estat~5                      ; Lost fanout        ;
; BOOT:boot|estat~6                      ; Lost fanout        ;
; BOOT:boot|WordCounter[28..31]          ; Lost fanout        ;
; Total Number of Removed Registers = 13 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19483 ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 150   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19372 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; BOOT:boot|WordCounter[7]                ; 3       ;
; BOOT:boot|WordCounter[8]                ; 3       ;
; BOOT:boot|WordCounter[6]                ; 3       ;
; BOOT:boot|WordCounter[9]                ; 3       ;
; BOOT:boot|WordCounter[4]                ; 3       ;
; BOOT:boot|WordCounter[3]                ; 3       ;
; BOOT:boot|WordCounter[2]                ; 3       ;
; BOOT:boot|WordCounter[5]                ; 3       ;
; BOOT:boot|WordCounter[10]               ; 2       ;
; BOOT:boot|WordCounter[19]               ; 2       ;
; BOOT:boot|WordCounter[20]               ; 2       ;
; BOOT:boot|WordCounter[21]               ; 2       ;
; BOOT:boot|WordCounter[22]               ; 2       ;
; BOOT:boot|WordCounter[23]               ; 2       ;
; BOOT:boot|WordCounter[24]               ; 2       ;
; BOOT:boot|WordCounter[25]               ; 2       ;
; BOOT:boot|WordCounter[26]               ; 2       ;
; BOOT:boot|WordCounter[27]               ; 2       ;
; BOOT:boot|WordCounter[11]               ; 2       ;
; BOOT:boot|WordCounter[12]               ; 2       ;
; BOOT:boot|WordCounter[13]               ; 2       ;
; BOOT:boot|WordCounter[14]               ; 2       ;
; BOOT:boot|WordCounter[15]               ; 2       ;
; BOOT:boot|WordCounter[16]               ; 2       ;
; BOOT:boot|WordCounter[17]               ; 2       ;
; BOOT:boot|WordCounter[18]               ; 2       ;
; SPI_MODULE:spi|spi_cntl[4]              ; 5       ;
; SPI_MODULE:spi|spi_cntl[3]              ; 5       ;
; SPI_MODULE:spi|spi_cntl[5]              ; 5       ;
; SPI_MODULE:spi|spi_cntl[8]              ; 2       ;
; Total number of inverted registers = 30 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                           ;
+-----------------------------------------------+-------------------------------------------------+------+
; Register Name                                 ; Megafunction                                    ; Type ;
+-----------------------------------------------+-------------------------------------------------+------+
; serv_rf_top:CPU|serv_rf_ram:rf_ram|rdata[0,1] ; serv_rf_top:CPU|serv_rf_ram:rf_ram|memory_rtl_0 ; RAM  ;
+-----------------------------------------------+-------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP|interrupt:int_module|registers[0][0]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|SPI_MODULE:spi|SPIfifo:RXFIFO|wpointer[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|SPI_MODULE:spi|SPIfifo:RXFIFO|rdpointer[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|SPI_MODULE:spi|SPIfifo:TXFIFO|wpointer[2]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|SPI_MODULE:spi|SPIfifo:TXFIFO|rdpointer[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_state:state|o_ctrl_jump ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|SPI_MODULE:spi|SPI_SLAVE:slave|rdcounter[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP|GPIO_MOD:GPIOs|isGPIO[2]                                  ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |TOP|MDU:modul_MDU|quotient_msk[4]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOP|MDU:modul_MDU|div_rd[17]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if|rcnt[2]          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |TOP|MDU:modul_MDU|divisor[33]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOP|MDU:modul_MDU|dividend[0]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TOP|BOOT:boot|wordC[1]                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2|dat[18] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2|dat[8]  ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10912 LEs            ; 0 LEs                  ; Yes        ; |TOP|IMEM:IMEM|o_wb_rdt[5]                                     ;
; 14:1               ; 5 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2|dat[0]  ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2|dat[5]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |TOP|BOOT:boot|nestat                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |TOP|IMEM_adr[15]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |TOP|serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if|o_waddr[6]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP|serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if|o_waddr[5]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOP|SPI_d2W[5]                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TOP ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_depth     ; 64    ; Signed Integer                             ;
; ins_depth      ; 512   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BOOT:boot              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; IDLE           ; 000                              ; Unsigned Binary ;
; START          ; 001                              ; Unsigned Binary ;
; waitSPI        ; 010                              ; Unsigned Binary ;
; SPIRd          ; 011                              ; Unsigned Binary ;
; SPIWr          ; 100                              ; Unsigned Binary ;
; IMEMWr         ; 101                              ; Unsigned Binary ;
; IMEMRd         ; 110                              ; Unsigned Binary ;
; modeLECTURA    ; 00000000000000000000000000000001 ; Unsigned Binary ;
; modeESCRIPTURA ; 00000000000000000000000000000010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; RESET_PC       ; 00000000000000000000000000000000 ; Unsigned Binary ;
; COMPRESSED     ; 0                                ; Unsigned Binary ;
; ALIGN          ; 0                                ; Unsigned Binary ;
; MDU            ; 1                                ; Signed Integer  ;
; PRE_REGISTER   ; 1                                ; Signed Integer  ;
; RESET_STRATEGY ; MINI                             ; String          ;
; WITH_CSR       ; 1                                ; Signed Integer  ;
; RF_WIDTH       ; 2                                ; Signed Integer  ;
; RF_L2D         ; 10                               ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                               ;
; reset_strategy ; MINI  ; String                                                       ;
; csr_regs       ; 4     ; Signed Integer                                               ;
; raw            ; 6     ; Signed Integer                                               ;
; l2w            ; 1     ; Signed Integer                                               ;
; aw             ; 10    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_rf_ram:rf_ram ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 2     ; Signed Integer                                         ;
; csr_regs       ; 4     ; Signed Integer                                         ;
; depth          ; 576   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; WITH_CSR       ; 1                                ; Signed Integer        ;
; PRE_REGISTER   ; 1                                ; Signed Integer        ;
; RESET_STRATEGY ; MINI                             ; String                ;
; RESET_PC       ; 00000000000000000000000000000000 ; Unsigned Binary       ;
; MDU            ; 1                                ; Unsigned Binary       ;
; COMPRESSED     ; 0                                ; Unsigned Binary       ;
; ALIGN          ; 0                                ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_state:state ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                            ;
; WITH_CSR       ; 1     ; Unsigned Binary                                                   ;
; ALIGN          ; 0     ; Unsigned Binary                                                   ;
; MDU            ; 1     ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_decode:decode ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; PRE_REGISTER   ; 1     ; Signed Integer                                                      ;
; MDU            ; 1     ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_immdec:immdec ;
+------------------------+-------+-------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                        ;
+------------------------+-------+-------------------------------------------------------------+
; SHARED_RFADDR_IMM_REGS ; 1     ; Signed Integer                                              ;
+------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_bufreg:bufreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; MDU            ; 1     ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl ;
+----------------+----------------------------------+--------------------------------------+
; Parameter Name ; Value                            ; Type                                 ;
+----------------+----------------------------------+--------------------------------------+
; RESET_STRATEGY ; MINI                             ; String                               ;
; RESET_PC       ; 00000000000000000000000000000000 ; Unsigned Binary                      ;
; WITH_CSR       ; 1                                ; Signed Integer                       ;
+----------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_rf_if:rf_if ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_mem_if:mem_if ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serv_rf_top:CPU|serv_top:cpu|serv_csr:serv_csr.csr ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                 ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDU:modul_MDU ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMEM:IMEM ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; depth          ; 512   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:DMEM ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; depth          ; 64    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_MODULE:spi|SPIfifo:TXFIFO ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SizeWords      ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_MODULE:spi|SPIfifo:RXFIFO ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SizeWords      ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_MOD:GPIOs ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; depth          ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 2                    ; Untyped                                         ;
; WIDTHAD_A                          ; 10                   ; Untyped                                         ;
; NUMWORDS_A                         ; 576                  ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 2                    ; Untyped                                         ;
; WIDTHAD_B                          ; 10                   ; Untyped                                         ;
; NUMWORDS_B                         ; 576                  ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qvg1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MDU:modul_MDU|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 33           ; Untyped             ;
; LPM_WIDTHB                                     ; 33           ; Untyped             ;
; LPM_WIDTHP                                     ; 66           ; Untyped             ;
; LPM_WIDTHR                                     ; 66           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 2                                                          ;
;     -- NUMWORDS_A                         ; 576                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 2                                                          ;
;     -- NUMWORDS_B                         ; 576                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                   ;
+-------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 1                            ;
; Entity Instance                       ; MDU:modul_MDU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                           ;
;     -- LPM_WIDTHB                     ; 33                           ;
;     -- LPM_WIDTHP                     ; 66                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "interrupt:int_module" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; int3 ; Input ; Info     ; Stuck at GND           ;
; int4 ; Input ; Info     ; Stuck at GND           ;
; int5 ; Input ; Info     ; Stuck at GND           ;
; int6 ; Input ; Info     ; Stuck at GND           ;
; int7 ; Input ; Info     ; Stuck at GND           ;
; int8 ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; i_iscomp ; Input ; Info     ; Stuck at GND                              ;
+----------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BOOT:boot"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 19483                       ;
;     CLR               ; 23                          ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 19088                       ;
;     ENA CLR           ; 115                         ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA SCLR          ; 36                          ;
;     ENA SLD           ; 129                         ;
;     SCLR              ; 9                           ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 70                          ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 14378                       ;
;     arith             ; 287                         ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 194                         ;
;     normal            ; 14091                       ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 650                         ;
;         4 data inputs ; 13302                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 7.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon May 13 13:34:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v
    Info (12023): Found entity 1: serv_top File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_synth_wrapper.v
    Info (12023): Found entity 1: serv_synth_wrapper File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_synth_wrapper.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v
    Info (12023): Found entity 1: serv_state File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v
    Info (12023): Found entity 1: serv_rf_top File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v
    Info (12023): Found entity 1: serv_rf_ram_if File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v
    Info (12023): Found entity 1: serv_rf_ram File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v
    Info (12023): Found entity 1: serv_rf_if File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v
    Info (12023): Found entity 1: serv_mem_if File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v
    Info (12023): Found entity 1: serv_immdec File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v
    Info (12023): Found entity 1: serv_decode File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v
    Info (12023): Found entity 1: serv_ctrl File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v
    Info (12023): Found entity 1: serv_csr File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_compdec.v
    Info (12023): Found entity 1: serv_compdec File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_compdec.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v
    Info (12023): Found entity 1: serv_bufreg2 File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v
    Info (12023): Found entity 1: serv_bufreg File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v
    Info (12023): Found entity 1: serv_alu File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_aligner.v
    Info (12023): Found entity 1: serv_aligner File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_aligner.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v
    Info (12023): Found entity 1: TOP File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 12
Warning (10463): Verilog HDL Declaration warning at TIMER.v(19): "int" is SystemVerilog-2005 keyword File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v
    Info (12023): Found entity 1: TIMER File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v
    Info (12023): Found entity 1: SPIfifo File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v
    Info (12023): Found entity 1: SPI_SLAVE File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v
    Info (12023): Found entity 1: SPI_MODULE File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v
    Info (12023): Found entity 1: MDU File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 8
Warning (10463): Verilog HDL Declaration warning at interruptMOD.v(29): "int" is SystemVerilog-2005 keyword File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v
    Info (12023): Found entity 1: interrupt File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v
    Info (12023): Found entity 1: IMEM File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v Line: 8
Warning (10463): Verilog HDL Declaration warning at GPIO.v(26): "int" is SystemVerilog-2005 keyword File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v
    Info (12023): Found entity 1: GPIO_MOD File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v
    Info (12023): Found entity 1: DMEM File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v Line: 7
Warning (10463): Verilog HDL Declaration warning at BOOT.v(36): "int" is SystemVerilog-2005 keyword File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v
    Info (12023): Found entity 1: BOOT File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.v(36): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.v(37): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.v(38): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.v(39): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.v(40): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 40
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TOP.v(99): truncated value with size 32 to match size of target (1) File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 99
Info (12128): Elaborating entity "BOOT" for hierarchy "BOOT:boot" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 161
Info (12128): Elaborating entity "serv_rf_top" for hierarchy "serv_rf_top:CPU" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 194
Info (12128): Elaborating entity "serv_rf_ram_if" for hierarchy "serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v Line: 129
Warning (10230): Verilog HDL assignment warning at serv_rf_ram_if.v(87): truncated value with size 32 to match size of target (5) File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v Line: 87
Info (12128): Elaborating entity "serv_rf_ram" for hierarchy "serv_rf_top:CPU|serv_rf_ram:rf_ram" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v Line: 141
Info (12128): Elaborating entity "serv_top" for hierarchy "serv_rf_top:CPU|serv_top:cpu" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v Line: 213
Info (12128): Elaborating entity "serv_state" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_state:state" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 279
Info (12128): Elaborating entity "serv_decode" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_decode:decode" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 345
Info (12128): Elaborating entity "serv_immdec" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_immdec:immdec" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 365
Info (12128): Elaborating entity "serv_bufreg" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_bufreg:bufreg" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 390
Info (12128): Elaborating entity "serv_bufreg2" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 414
Warning (10230): Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6) File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v Line: 43
Info (12128): Elaborating entity "serv_ctrl" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_ctrl:ctrl" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 444
Info (12128): Elaborating entity "serv_alu" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_alu:alu" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 463
Info (12128): Elaborating entity "serv_rf_if" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_rf_if:rf_if" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 512
Info (12128): Elaborating entity "serv_mem_if" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_mem_if:mem_if" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 533
Info (12128): Elaborating entity "serv_csr" for hierarchy "serv_rf_top:CPU|serv_top:cpu|serv_csr:serv_csr.csr" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v Line: 569
Info (12128): Elaborating entity "MDU" for hierarchy "MDU:modul_MDU" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 209
Warning (10259): Verilog HDL error at MDU.v(91): constant value overflow File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 91
Warning (10230): Verilog HDL assignment warning at MDU.v(105): truncated value with size 63 to match size of target (32) File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 105
Info (12128): Elaborating entity "IMEM" for hierarchy "IMEM:IMEM" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 231
Info (12128): Elaborating entity "DMEM" for hierarchy "DMEM:DMEM" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 249
Info (12128): Elaborating entity "SPI_MODULE" for hierarchy "SPI_MODULE:spi" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 280
Info (12128): Elaborating entity "SPI_SLAVE" for hierarchy "SPI_MODULE:spi|SPI_SLAVE:slave" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v Line: 125
Info (12128): Elaborating entity "SPIfifo" for hierarchy "SPI_MODULE:spi|SPIfifo:TXFIFO" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v Line: 140
Info (12128): Elaborating entity "GPIO_MOD" for hierarchy "GPIO_MOD:GPIOs" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 299
Info (12128): Elaborating entity "interrupt" for hierarchy "interrupt:int_module" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v Line: 333
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer SPI_MODULE:spi|SPI_SLAVE:slave|sclk_sample File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 49
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "SPI_MODULE:spi|SPIfifo:TXFIFO|mem" is uninferred due to inappropriate RAM size File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v Line: 31
    Info (276004): RAM logic "SPI_MODULE:spi|SPIfifo:RXFIFO|mem" is uninferred due to inappropriate RAM size File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v Line: 31
    Info (276007): RAM logic "DMEM:DMEM|mem" is uninferred due to asynchronous read logic File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v Line: 25
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "serv_rf_top:CPU|serv_rf_ram:rf_ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 576
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 576
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MDU:modul_MDU|Mult0" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 57
Info (12130): Elaborated megafunction instantiation "serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "serv_rf_top:CPU|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "576"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "576"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf
    Info (12023): Found entity 1: altsyncram_qvg1 File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/altsyncram_qvg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MDU:modul_MDU|lpm_mult:Mult0" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 57
Info (12133): Instantiated megafunction "MDU:modul_MDU|lpm_mult:Mult0" with the following parameter: File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v Line: 57
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/mult_86t.tdf Line: 31
Info (13014): Ignored 204 buffer(s)
    Info (13019): Ignored 204 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[1]" is converted into an equivalent circuit using register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[1]~_emulated" and latch "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[1]~1" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 65
    Warning (13310): Register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[0]" is converted into an equivalent circuit using register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[0]~_emulated" and latch "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[0]~5" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 65
    Warning (13310): Register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[3]" is converted into an equivalent circuit using register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[3]~_emulated" and latch "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[3]~9" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 65
    Warning (13310): Register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[2]" is converted into an equivalent circuit using register "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[2]~_emulated" and latch "SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[2]~13" File: /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v Line: 65
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/output_files/TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 33357 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 33332 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 622 megabytes
    Info: Processing ended: Mon May 13 13:35:40 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/output_files/TOP.map.smsg.


