

================================================================
== Vitis HLS Report for 'dpu_keygen'
================================================================
* Date:           Thu Dec 29 02:42:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_32_2  |        ?|        ?|          ?|          -|          -|     30|        no|
        | + VITIS_LOOP_500_1                |        0|     1600|  148 ~ 320|          -|          -|  0 ~ 5|        no|
        |- VITIS_LOOP_37_3                  |        ?|        ?|          ?|          -|          -|      5|        no|
        |- VITIS_LOOP_42_4                  |        ?|        ?|          ?|          -|          -|      6|        no|
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 35 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 32 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 24 
32 --> 33 
33 --> 34 
34 --> 14 
35 --> 36 42 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 35 
42 --> 43 46 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%t_0 = alloca i32 1"   --->   Operation 77 'alloca' 't_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1"   --->   Operation 78 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 79 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_loc73 = alloca i64 1"   --->   Operation 80 'alloca' 'p_loc73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_loc70 = alloca i64 1"   --->   Operation 81 'alloca' 'p_loc70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc67 = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ctr_1_loc = alloca i64 1"   --->   Operation 83 'alloca' 'ctr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_loc60 = alloca i64 1"   --->   Operation 84 'alloca' 'p_loc60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_loc57 = alloca i64 1"   --->   Operation 85 'alloca' 'p_loc57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_loc54 = alloca i64 1"   --->   Operation 86 'alloca' 'p_loc54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_loc49 = alloca i64 1"   --->   Operation 87 'alloca' 'p_loc49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 88 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:494]   --->   Operation 89 'alloca' 'buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%dpu_pMem = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:10]   --->   Operation 90 'alloca' 'dpu_pMem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%spu_s = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:11]   --->   Operation 91 'alloca' 'spu_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:22]   --->   Operation 92 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2 = alloca i64 1"   --->   Operation 93 'alloca' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp3 = alloca i64 1"   --->   Operation 94 'alloca' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tr = alloca i64 1"   --->   Operation 95 'alloca' 'tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc49"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln31 = store i5 0, i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 99 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 100 [1/1] (0.46ns)   --->   "%store_ln31 = store i3 0, i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 100 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 101 [1/1] (0.46ns)   --->   "%store_ln31 = store i3 0, i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 102 [1/2] (1.19ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/2] (1.19ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc49"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc_load = load i8192 %p_loc"   --->   Operation 105 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 136"   --->   Operation 106 'getelementptr' 'this_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.29ns)   --->   "%store_ln40 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %p_loc_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc49_load = load i8192 %p_loc49"   --->   Operation 108 'load' 'p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%this_pMem_addr_1 = getelementptr i8192 %dpu_pMem, i64 0, i64 137"   --->   Operation 109 'getelementptr' 'this_pMem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.29ns)   --->   "%store_ln41 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_1, i8192 %p_loc49_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:41]   --->   Operation 110 'store' 'store_ln41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [2/2] (0.00ns)   --->   "%spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 112 'call' 'spu_pos' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.36>
ST_5 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [1/2] (1.36ns)   --->   "%spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 114 'call' 'spu_pos' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%i_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %spu_pos, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:400]   --->   Operation 115 'partselect' 'i_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i5 %i_7" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 117 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_1" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 118 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 119 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%trunc_ln402 = trunc i10 %spu_pos" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 121 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402, i3 0" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%zext_ln402 = zext i6 %shl_ln" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 123 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln402 = shl i64 31, i64 %zext_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 124 'shl' 'shl_ln402' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 125 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 126 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln402 = xor i64 %this_s_load, i64 %shl_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 126 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 127 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%this_pMem_addr_2 = getelementptr i8192 %dpu_pMem, i64 0, i64 154"   --->   Operation 128 'getelementptr' 'this_pMem_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_2" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 129 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%this_s_addr_1 = getelementptr i64 %spu_s, i64 0, i64 16" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 130 'getelementptr' 'this_s_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 131 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 132 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_2" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 132 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%this_pMem_addr_3 = getelementptr i8192 %dpu_pMem, i64 0, i64 155"   --->   Operation 133 'getelementptr' 'this_pMem_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 134 'load' 'this_pMem_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%this_pMem_addr_4 = getelementptr i8192 %dpu_pMem, i64 0, i64 156"   --->   Operation 135 'getelementptr' 'this_pMem_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 136 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 137 [1/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 137 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 138 [1/1] (0.32ns)   --->   "%xor_ln403 = xor i64 %this_s_load_1, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 138 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 139 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 140 [2/2] (0.46ns)   --->   "%call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 140 'call' 'call_ln54' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 141 [1/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 141 'load' 'this_pMem_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_10 : Operation 142 [2/2] (0.46ns)   --->   "%call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc57" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 142 'call' 'call_ln55' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 143 [1/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 143 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_10 : Operation 144 [2/2] (0.46ns)   --->   "%call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc60" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 144 'call' 'call_ln56' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 145 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.73>
ST_11 : Operation 146 [1/2] (0.73ns)   --->   "%call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 146 'call' 'call_ln54' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 147 [1/2] (0.73ns)   --->   "%call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc57" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 147 'call' 'call_ln55' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 148 [1/2] (0.73ns)   --->   "%call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc60" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 148 'call' 'call_ln56' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 149 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc54_load = load i8192 %p_loc54"   --->   Operation 150 'load' 'p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (1.29ns)   --->   "%store_ln54 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_2, i8192 %p_loc54_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 151 'store' 'store_ln54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%p_loc57_load = load i8192 %p_loc57"   --->   Operation 152 'load' 'p_loc57_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_3, i8192 %p_loc57_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 153 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [HLS_Final_vitis_src/wrapper.cpp:8]   --->   Operation 155 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pk"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sk"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seedbuf"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem"   --->   Operation 162 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%p_loc60_load = load i8192 %p_loc60"   --->   Operation 163 'load' 'p_loc60_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (1.29ns)   --->   "%store_ln56 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_4, i8192 %p_loc60_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 164 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%specresourcelimit_ln12 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function, void @empty_71" [HLS_Final_vitis_src/wrapper.cpp:12]   --->   Operation 165 'specresourcelimit' 'specresourcelimit_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615" [HLS_Final_vitis_src/wrapper.cpp:21]   --->   Operation 166 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%this_s_addr_2 = getelementptr i64 %spu_s, i64 0, i64 20"   --->   Operation 167 'getelementptr' 'this_s_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 168 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.18>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 169 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp_eq  i5 %indvar_flatten26_load, i5 30" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 170 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.82ns)   --->   "%add_ln31 = add i5 %indvar_flatten26_load, i5 1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 171 'add' 'add_ln31' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc11, void %for.inc27.preheader" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 172 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s"   --->   Operation 173 'call' 'call_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%k_5 = alloca i32 1"   --->   Operation 174 'alloca' 'k_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.46ns)   --->   "%store_ln37 = store i3 0, i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 175 'store' 'store_ln37' <Predicate = (icmp_ln31)> <Delay = 0.46>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc27" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 176 'br' 'br_ln37' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s"   --->   Operation 177 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 178 [2/2] (0.00ns)   --->   "%spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 178 'call' 'spu_pos_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.36>
ST_17 : Operation 179 [1/2] (1.36ns)   --->   "%spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 179 'call' 'spu_pos_1' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.06>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%t_0_load = load i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 180 'load' 't_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%k_4_load = load i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 181 'load' 'k_4_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.56ns)   --->   "%icmp_ln32 = icmp_eq  i3 %t_0_load, i3 5" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 182 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.34ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i3 0, i3 %t_0_load" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 183 'select' 'select_ln31' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.71ns)   --->   "%add_ln31_1 = add i3 %k_4_load, i3 1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 184 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.34ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i3 %add_ln31_1, i3 %k_4_load" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 185 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln31" [HLS_Final_vitis_src/wrapper.cpp:33]   --->   Operation 186 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (0.00ns)   --->   "%spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 187 'call' 'spu_pos_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 188 [1/2] (1.33ns)   --->   "%spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 188 'call' 'spu_pos_2' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%i_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %spu_pos_2, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:400]   --->   Operation 189 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln402_3 = zext i5 %i_s" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 190 'zext' 'zext_ln402_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%this_s_addr_3 = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 191 'getelementptr' 'this_s_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [2/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 192 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%trunc_ln402_1 = trunc i8 %spu_pos_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 193 'trunc' 'trunc_ln402_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%shl_ln402_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402_1, i3 0" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 194 'bitconcatenate' 'shl_ln402_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%zext_ln402_2 = zext i6 %shl_ln402_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 195 'zext' 'zext_ln402_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%shl_ln402_1 = shl i64 31, i64 %zext_ln402_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 196 'shl' 'shl_ln402_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 197 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 198 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln402_1 = xor i64 %this_s_load_2, i64 %shl_ln402_1" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 198 'xor' 'xor_ln402_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402_1, i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 199 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 200 [2/2] (1.29ns)   --->   "%this_s_load_3 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 200 'load' 'this_s_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_32_2_str"   --->   Operation 201 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %select_ln31_1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 203 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_1, i2 0" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 204 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 205 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/2] (1.29ns)   --->   "%this_s_load_3 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 206 'load' 'this_s_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 207 [1/1] (0.32ns)   --->   "%xor_ln403_1 = xor i64 %this_s_load_3, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 207 'xor' 'xor_ln403_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403_1, i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 208 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 209 [1/1] (0.46ns)   --->   "%br_ln500 = br void %while.cond.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 209 'br' 'br_ln500' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 2.83>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%ctr = phi i32 0, void %for.inc11, i32 %ctr_12, void %VITIS_LOOP_417_2.i.i"   --->   Operation 210 'phi' 'ctr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln500 = trunc i32 %ctr" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 211 'trunc' 'trunc_ln500' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 212 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.87ns)   --->   "%icmp_ln500 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 213 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln500 = br i1 %icmp_ln500, void %_ZN3SPU14sample_uniformEPiPKht.exit, void %VITIS_LOOP_417_2.i.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 214 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.71ns)   --->   "%add_ln34 = add i4 %zext_ln31, i4 %zext_ln33" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 215 'add' 'add_ln34' <Predicate = (!icmp_ln500)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %add_ln34" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 216 'zext' 'zext_ln34' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.82ns)   --->   "%addr_10 = add i5 %zext_ln34, i5 %p_mid" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 217 'add' 'addr_10' <Predicate = (!icmp_ln500)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%idxprom2_i = zext i5 %addr_10" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 218 'zext' 'idxprom2_i' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%this_pMem_addr_7 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 219 'getelementptr' 'this_pMem_addr_7' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 220 [2/2] (1.29ns)   --->   "%this_pMem_load_5 = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 220 'load' 'this_pMem_load_5' <Predicate = (!icmp_ln500)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_24 : Operation 221 [1/1] (0.71ns)   --->   "%p = add i3 %select_ln31, i3 1" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 221 'add' 'p' <Predicate = (!icmp_ln500)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (0.46ns)   --->   "%store_ln32 = store i5 %add_ln31, i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 222 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>
ST_24 : Operation 223 [1/1] (0.46ns)   --->   "%store_ln32 = store i3 %select_ln31_1, i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 223 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>
ST_24 : Operation 224 [1/1] (0.46ns)   --->   "%store_ln32 = store i3 %p, i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 224 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>

State 25 <SV = 39> <Delay = 0.00>
ST_25 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 225 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 40> <Delay = 0.00>
ST_26 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 226 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 41> <Delay = 0.00>
ST_27 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 42> <Delay = 0.00>
ST_28 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 43> <Delay = 0.46>
ST_29 : Operation 229 [2/2] (0.46ns)   --->   "%targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 229 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 44> <Delay = 0.46>
ST_30 : Operation 230 [1/2] (0.46ns)   --->   "%targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 230 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 45> <Delay = 0.28>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 5, i64 2" [HLS_Final_vitis_src/spu.cpp:501]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln501' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_Final_vitis_src/spu.cpp:0]   --->   Operation 232 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%ctr_1_loc_load = load i32 %ctr_1_loc"   --->   Operation 233 'load' 'ctr_1_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.28ns)   --->   "%ctr_12 = select i1 %targetBlock, i32 %ctr_1_loc_load, i32 256" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 234 'select' 'ctr_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln500 = br void %while.cond.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 235 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>

State 32 <SV = 24> <Delay = 1.75>
ST_32 : Operation 236 [1/2] (1.29ns)   --->   "%this_pMem_load_5 = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 236 'load' 'this_pMem_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_32 : Operation 237 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc67" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 237 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 25> <Delay = 1.19>
ST_33 : Operation 238 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc67" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 238 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 26> <Delay = 1.29>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%p_loc67_load = load i8192 %p_loc67"   --->   Operation 239 'load' 'p_loc67_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_7, i8192 %p_loc67_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 240 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 241 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 1.17>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%k_6 = load i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 242 'load' 'k_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.56ns)   --->   "%icmp_ln37 = icmp_eq  i3 %k_6, i3 5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 243 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.71ns)   --->   "%k_7 = add i3 %k_6, i3 1" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 245 'add' 'k_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc27.split, void %for.inc41.preheader" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 246 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %k_6" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 247 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 248 [2/2] (0.00ns)   --->   "%call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 248 'call' 'call_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 249 [1/1] (0.46ns)   --->   "%store_ln37 = store i3 %k_7, i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 249 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.46>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 250 'alloca' 'k' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.46ns)   --->   "%store_ln42 = store i3 0, i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 251 'store' 'store_ln42' <Predicate = (icmp_ln37)> <Delay = 0.46>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc41" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 252 'br' 'br_ln42' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 2.13>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 253 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %k_6" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 254 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.84ns)   --->   "%addr = add i6 %zext_ln39, i6 35" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 255 'add' 'addr' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%idxprom2_i29 = zext i6 %addr" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 256 'zext' 'idxprom2_i29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%this_pMem_addr_5 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i29" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 257 'getelementptr' 'this_pMem_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [2/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 258 'load' 'this_pMem_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 37 <SV = 16> <Delay = 1.75>
ST_37 : Operation 259 [1/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 259 'load' 'this_pMem_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_37 : Operation 260 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc70" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 260 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 2.13>
ST_38 : Operation 261 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc70" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 261 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 262 [1/1] (0.84ns)   --->   "%addr_9 = add i6 %zext_ln39, i6 30" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 262 'add' 'addr_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%idxprom2_i39 = zext i6 %addr_9" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 263 'zext' 'idxprom2_i39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "%this_pMem_addr_6 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i39" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 264 'getelementptr' 'this_pMem_addr_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 265 [2/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 265 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 39 <SV = 18> <Delay = 1.75>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%p_loc70_load = load i8192 %p_loc70"   --->   Operation 266 'load' 'p_loc70_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_5, i8192 %p_loc70_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 267 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_39 : Operation 268 [1/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 268 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_39 : Operation 269 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc73" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 269 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 1.19>
ST_40 : Operation 270 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc73" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 270 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 20> <Delay = 1.29>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 271 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%p_loc73_load = load i8192 %p_loc73"   --->   Operation 272 'load' 'p_loc73_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_6, i8192 %p_loc73_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 273 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc27" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 274 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 2.12>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "%k_8 = load i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 275 'load' 'k_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.56ns)   --->   "%icmp_ln42 = icmp_eq  i3 %k_8, i3 6" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 276 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 277 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (0.71ns)   --->   "%add_ln42 = add i3 %k_8, i3 1" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 278 'add' 'add_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc41.split, void %for.end43" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 279 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %k_8" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 280 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 281 [1/1] (0.80ns)   --->   "%add_ln43 = add i4 %zext_ln43, i4 5" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 281 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [2/2] (0.00ns)   --->   "%call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 282 'call' 'call_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %k_8" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 283 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 284 [1/1] (0.82ns)   --->   "%addr_11 = add i5 %zext_ln44_1, i5 19" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 284 'add' 'addr_11' <Predicate = (!icmp_ln42)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast = sext i5 %addr_11" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 285 'sext' 'idxprom2_i49_cast_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast_cast = zext i6 %idxprom2_i49_cast_cast" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 286 'zext' 'idxprom2_i49_cast_cast_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%this_pMem_addr_8 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i49_cast_cast_cast" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 287 'getelementptr' 'this_pMem_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 288 [2/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 288 'load' 'this_pMem_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_42 : Operation 289 [1/1] (0.46ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 289 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_42 : Operation 290 [2/2] (1.02ns)   --->   "%call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 290 'call' 'call_ret1' <Predicate = (icmp_ln42)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 291 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk"   --->   Operation 291 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 292 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s"   --->   Operation 292 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 1.29>
ST_43 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 293 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 294 [1/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 294 'load' 'this_pMem_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 44 <SV = 17> <Delay = 0.46>
ST_44 : Operation 295 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 295 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 296 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 297 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc41" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 298 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 46 <SV = 16> <Delay = 0.00>
ST_46 : Operation 299 [1/2] (0.00ns)   --->   "%call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 299 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 300 [1/1] (0.00ns)   --->   "%dpu_p4 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 300 'extractvalue' 'dpu_p4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 301 [1/1] (0.00ns)   --->   "%dpu_p3 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 301 'extractvalue' 'dpu_p3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 302 [1/1] (0.00ns)   --->   "%dpu_p1 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 302 'extractvalue' 'dpu_p1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%dpu_p2 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 303 'extractvalue' 'dpu_p2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s"   --->   Operation 305 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 17> <Delay = 1.02>
ST_47 : Operation 306 [2/2] (1.02ns)   --->   "%call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 306 'call' 'call_ret3' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 307 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk"   --->   Operation 307 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 18> <Delay = 0.00>
ST_48 : Operation 308 [1/2] (0.00ns)   --->   "%call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 308 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 309 [1/1] (0.00ns)   --->   "%dpu_p4_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 309 'extractvalue' 'dpu_p4_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%dpu_p3_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 310 'extractvalue' 'dpu_p3_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "%dpu_p1_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 311 'extractvalue' 'dpu_p1_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 312 [1/1] (0.00ns)   --->   "%dpu_p2_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 312 'extractvalue' 'dpu_p2_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 313 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk"   --->   Operation 313 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 19> <Delay = 1.02>
ST_49 : Operation 314 [2/2] (1.02ns)   --->   "%call_ret4 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 314 'call' 'call_ret4' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 315 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk"   --->   Operation 315 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 316 [1/2] (0.00ns)   --->   "%call_ret4 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 316 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 317 [1/1] (0.00ns)   --->   "%dpu_p4_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 317 'extractvalue' 'dpu_p4_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 318 [1/1] (0.00ns)   --->   "%dpu_p3_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 318 'extractvalue' 'dpu_p3_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 319 [1/1] (0.00ns)   --->   "%dpu_p1_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 319 'extractvalue' 'dpu_p1_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 320 [1/1] (0.00ns)   --->   "%dpu_p2_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 320 'extractvalue' 'dpu_p2_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk"   --->   Operation 321 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 21> <Delay = 1.02>
ST_51 : Operation 322 [2/2] (1.02ns)   --->   "%call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 322 'call' 'call_ret5' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 22> <Delay = 0.00>
ST_52 : Operation 323 [1/2] (0.00ns)   --->   "%call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 323 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%dpu_p4_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 324 'extractvalue' 'dpu_p4_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%dpu_p3_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 325 'extractvalue' 'dpu_p3_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.00ns)   --->   "%dpu_p1_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 326 'extractvalue' 'dpu_p1_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%dpu_p2_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 327 'extractvalue' 'dpu_p2_3' <Predicate = true> <Delay = 0.00>

State 53 <SV = 23> <Delay = 1.02>
ST_53 : Operation 328 [2/2] (1.02ns)   --->   "%call_ret6 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 328 'call' 'call_ret6' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 24> <Delay = 0.00>
ST_54 : Operation 329 [1/2] (0.00ns)   --->   "%call_ret6 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 329 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 330 [1/1] (0.00ns)   --->   "%dpu_p4_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 330 'extractvalue' 'dpu_p4_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 331 [1/1] (0.00ns)   --->   "%dpu_p3_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 331 'extractvalue' 'dpu_p3_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 332 [1/1] (0.00ns)   --->   "%dpu_p1_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 332 'extractvalue' 'dpu_p1_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 333 [1/1] (0.00ns)   --->   "%dpu_p2_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 333 'extractvalue' 'dpu_p2_4' <Predicate = true> <Delay = 0.00>

State 55 <SV = 25> <Delay = 1.02>
ST_55 : Operation 334 [2/2] (1.02ns)   --->   "%call_ret7 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 334 'call' 'call_ret7' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 26> <Delay = 0.00>
ST_56 : Operation 335 [1/2] (0.00ns)   --->   "%call_ret7 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 335 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 336 [1/1] (0.00ns)   --->   "%dpu_p4_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 336 'extractvalue' 'dpu_p4_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 337 [1/1] (0.00ns)   --->   "%dpu_p3_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 337 'extractvalue' 'dpu_p3_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 338 [1/1] (0.00ns)   --->   "%dpu_p1_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 338 'extractvalue' 'dpu_p1_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%dpu_p2_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 339 'extractvalue' 'dpu_p2_5' <Predicate = true> <Delay = 0.00>

State 57 <SV = 27> <Delay = 1.02>
ST_57 : Operation 340 [2/2] (1.02ns)   --->   "%call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 340 'call' 'call_ret8' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 28> <Delay = 0.00>
ST_58 : Operation 341 [1/2] (0.00ns)   --->   "%call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 341 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%dpu_p4_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 342 'extractvalue' 'dpu_p4_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (0.00ns)   --->   "%dpu_p3_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 343 'extractvalue' 'dpu_p3_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "%dpu_p1_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 344 'extractvalue' 'dpu_p1_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "%dpu_p2_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 345 'extractvalue' 'dpu_p2_6' <Predicate = true> <Delay = 0.00>

State 59 <SV = 29> <Delay = 1.02>
ST_59 : Operation 346 [2/2] (1.02ns)   --->   "%call_ret106 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6" [HLS_Final_vitis_src/wrapper.cpp:53]   --->   Operation 346 'call' 'call_ret106' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 30> <Delay = 0.00>
ST_60 : Operation 347 [1/2] (0.00ns)   --->   "%call_ret106 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6" [HLS_Final_vitis_src/wrapper.cpp:53]   --->   Operation 347 'call' 'call_ret106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 31> <Delay = 0.00>
ST_61 : Operation 348 [2/2] (0.00ns)   --->   "%dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:56]   --->   Operation 348 'call' 'dpu_p5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 32> <Delay = 0.00>
ST_62 : Operation 349 [1/2] (0.00ns)   --->   "%dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:56]   --->   Operation 349 'call' 'dpu_p5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 33> <Delay = 0.00>
ST_63 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 350 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 34> <Delay = 0.00>
ST_64 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 351 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 35> <Delay = 1.29>
ST_65 : Operation 352 [1/1] (0.00ns)   --->   "%this_s_addr_4 = getelementptr i64 %spu_s, i64 0, i64 6" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 352 'getelementptr' 'this_s_addr_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 353 [2/2] (1.29ns)   --->   "%this_s_load_4 = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 353 'load' 'this_s_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_65 : Operation 354 [2/2] (1.29ns)   --->   "%this_s_load_5 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 354 'load' 'this_s_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 66 <SV = 36> <Delay = 2.92>
ST_66 : Operation 355 [1/2] (1.29ns)   --->   "%this_s_load_4 = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 355 'load' 'this_s_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 356 [1/1] (0.32ns)   --->   "%xor_ln402_2 = xor i64 %this_s_load_4, i64 31" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 356 'xor' 'xor_ln402_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 357 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402_2, i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 357 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 358 [1/2] (1.29ns)   --->   "%this_s_load_5 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 358 'load' 'this_s_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 359 [1/1] (0.32ns)   --->   "%xor_ln403_2 = xor i64 %this_s_load_5, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 359 'xor' 'xor_ln403_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 360 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403_2, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 360 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 67 <SV = 37> <Delay = 0.00>
ST_67 : Operation 361 [2/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 361 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 38> <Delay = 0.00>
ST_68 : Operation 362 [1/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 362 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 39> <Delay = 0.00>
ST_69 : Operation 363 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk"   --->   Operation 363 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 40> <Delay = 0.00>
ST_70 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 41> <Delay = 0.46>
ST_71 : Operation 365 [2/2] (0.46ns)   --->   "%dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:63]   --->   Operation 365 'call' 'dpu_p5_1' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 42> <Delay = 0.00>
ST_72 : Operation 366 [1/2] (0.00ns)   --->   "%dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:63]   --->   Operation 366 'call' 'dpu_p5_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 43> <Delay = 0.46>
ST_73 : Operation 367 [2/2] (0.46ns)   --->   "%dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:64]   --->   Operation 367 'call' 'dpu_p5_2' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 44> <Delay = 0.00>
ST_74 : Operation 368 [1/2] (0.00ns)   --->   "%dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:64]   --->   Operation 368 'call' 'dpu_p5_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 45> <Delay = 0.46>
ST_75 : Operation 369 [2/2] (0.46ns)   --->   "%empty = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:66]   --->   Operation 369 'call' 'empty' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 46> <Delay = 0.00>
ST_76 : Operation 370 [1/2] (0.00ns)   --->   "%empty = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:66]   --->   Operation 370 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln72 = ret i32 0" [HLS_Final_vitis_src/wrapper.cpp:72]   --->   Operation 371 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten26') [9]  (0 ns)
	'store' operation ('store_ln31', HLS_Final_vitis_src/wrapper.cpp:31) of constant 0 on local variable 'indvar_flatten26' [80]  (0.46 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' [35]  (1.2 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [36]  (0 ns)
	'store' operation ('store_ln40', HLS_Final_vitis_src/dpu.cpp:40) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [38]  (1.3 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.36ns
The critical path consists of the following:
	'call' operation ('spu.pos', HLS_Final_vitis_src/spu.cpp:485) to 'shake_absorb.1' [63]  (1.36 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:402) [70]  (0 ns)
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [71]  (1.3 ns)

 <State 7>: 3.34ns
The critical path consists of the following:
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [71]  (1.3 ns)
	'xor' operation ('xor_ln402', HLS_Final_vitis_src/spu.cpp:402) [72]  (0.744 ns)
	'store' operation ('store_ln402', HLS_Final_vitis_src/spu.cpp:402) of variable 'xor_ln402', HLS_Final_vitis_src/spu.cpp:402 on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [73]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_pMem_addr_2') [45]  (0 ns)
	'load' operation ('this_pMem_load', HLS_Final_vitis_src/dpu.cpp:54) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [46]  (1.3 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	'load' operation ('this_s_load_1', HLS_Final_vitis_src/spu.cpp:403) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [75]  (1.3 ns)
	'xor' operation ('xor_ln403', HLS_Final_vitis_src/spu.cpp:403) [76]  (0.326 ns)
	'store' operation ('store_ln403', HLS_Final_vitis_src/spu.cpp:403) of variable 'xor_ln403', HLS_Final_vitis_src/spu.cpp:403 on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [77]  (1.3 ns)

 <State 10>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_1', HLS_Final_vitis_src/dpu.cpp:55) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [51]  (1.3 ns)
	'call' operation ('call_ln55', HLS_Final_vitis_src/dpu.cpp:55) to 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' [52]  (0.46 ns)

 <State 11>: 0.739ns
The critical path consists of the following:
	'call' operation ('call_ln54', HLS_Final_vitis_src/dpu.cpp:54) to 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' [47]  (0.739 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_loc54_load') on local variable 'p_loc54' [48]  (0 ns)
	'store' operation ('store_ln54', HLS_Final_vitis_src/dpu.cpp:54) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [49]  (1.3 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_loc60_load') on local variable 'p_loc60' [58]  (0 ns)
	'store' operation ('store_ln56', HLS_Final_vitis_src/dpu.cpp:56) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [59]  (1.3 ns)

 <State 14>: 1.18ns
The critical path consists of the following:
	'load' operation ('indvar_flatten26_load', HLS_Final_vitis_src/wrapper.cpp:31) on local variable 'indvar_flatten26' [85]  (0 ns)
	'add' operation ('add_ln31', HLS_Final_vitis_src/wrapper.cpp:31) [87]  (0.825 ns)
	blocking operation 0.356 ns on control path)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.36ns
The critical path consists of the following:
	'call' operation ('spu.pos', HLS_Final_vitis_src/spu.cpp:335) to 'shake_absorb.1' [103]  (1.36 ns)

 <State 18>: 1.06ns
The critical path consists of the following:
	'load' operation ('k_4_load', HLS_Final_vitis_src/wrapper.cpp:31) on local variable 'k' [91]  (0 ns)
	'add' operation ('add_ln31_1', HLS_Final_vitis_src/wrapper.cpp:31) [96]  (0.715 ns)
	'select' operation ('select_ln31_1', HLS_Final_vitis_src/wrapper.cpp:31) [97]  (0.345 ns)

 <State 19>: 1.33ns
The critical path consists of the following:
	'call' operation ('spu.pos', HLS_Final_vitis_src/spu.cpp:336) to 'shake_absorb' [104]  (1.33 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr_3', HLS_Final_vitis_src/spu.cpp:402) [111]  (0 ns)
	'load' operation ('this_s_load_2', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [112]  (1.3 ns)

 <State 21>: 3.34ns
The critical path consists of the following:
	'load' operation ('this_s_load_2', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [112]  (1.3 ns)
	'xor' operation ('xor_ln402_1', HLS_Final_vitis_src/spu.cpp:402) [113]  (0.744 ns)
	'store' operation ('store_ln402', HLS_Final_vitis_src/spu.cpp:402) of variable 'xor_ln402_1', HLS_Final_vitis_src/spu.cpp:402 on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [114]  (1.3 ns)

 <State 22>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_s_load_3', HLS_Final_vitis_src/spu.cpp:403) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [115]  (1.3 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	'load' operation ('this_s_load_3', HLS_Final_vitis_src/spu.cpp:403) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [115]  (1.3 ns)
	'xor' operation ('xor_ln403_1', HLS_Final_vitis_src/spu.cpp:403) [116]  (0.326 ns)
	'store' operation ('store_ln403', HLS_Final_vitis_src/spu.cpp:403) of variable 'xor_ln403_1', HLS_Final_vitis_src/spu.cpp:403 on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [117]  (1.3 ns)

 <State 24>: 2.84ns
The critical path consists of the following:
	'add' operation ('add_ln34', HLS_Final_vitis_src/wrapper.cpp:34) [135]  (0.715 ns)
	'add' operation ('addr', HLS_Final_vitis_src/wrapper.cpp:34) [137]  (0.825 ns)
	'getelementptr' operation ('this_pMem_addr_7', HLS_Final_vitis_src/wrapper.cpp:34) [139]  (0 ns)
	'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [140]  (1.3 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0.46ns
The critical path consists of the following:
	'call' operation ('targetBlock', HLS_Final_vitis_src/spu.cpp:500) to 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' [130]  (0.46 ns)

 <State 30>: 0.46ns
The critical path consists of the following:
	'call' operation ('targetBlock', HLS_Final_vitis_src/spu.cpp:500) to 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' [130]  (0.46 ns)

 <State 31>: 0.286ns
The critical path consists of the following:
	'load' operation ('ctr_1_loc_load') on local variable 'ctr_1_loc' [131]  (0 ns)
	'select' operation ('ctr', HLS_Final_vitis_src/spu.cpp:503) [132]  (0.286 ns)

 <State 32>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [140]  (1.3 ns)
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' [141]  (0.46 ns)

 <State 33>: 1.2ns
The critical path consists of the following:
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' [141]  (1.2 ns)

 <State 34>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_loc67_load') on local variable 'p_loc67' [142]  (0 ns)
	'store' operation ('store_ln95', HLS_Final_vitis_src/dpu.cpp:95) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [143]  (1.3 ns)

 <State 35>: 1.18ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/wrapper.cpp:37) on local variable 'k' [154]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/wrapper.cpp:37) [157]  (0.715 ns)
	'store' operation ('store_ln37', HLS_Final_vitis_src/wrapper.cpp:37) of variable 'k', HLS_Final_vitis_src/wrapper.cpp:37 on local variable 'k' [178]  (0.46 ns)

 <State 36>: 2.14ns
The critical path consists of the following:
	'add' operation ('addr', HLS_Final_vitis_src/wrapper.cpp:39) [164]  (0.84 ns)
	'getelementptr' operation ('this_pMem_addr_5', HLS_Final_vitis_src/wrapper.cpp:39) [166]  (0 ns)
	'load' operation ('this_pMem_load_3', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [167]  (1.3 ns)

 <State 37>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_3', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [167]  (1.3 ns)
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' [168]  (0.46 ns)

 <State 38>: 2.14ns
The critical path consists of the following:
	'add' operation ('addr', HLS_Final_vitis_src/wrapper.cpp:40) [171]  (0.84 ns)
	'getelementptr' operation ('this_pMem_addr_6', HLS_Final_vitis_src/wrapper.cpp:40) [173]  (0 ns)
	'load' operation ('this_pMem_load_4', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [174]  (1.3 ns)

 <State 39>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_4', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [174]  (1.3 ns)
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' [175]  (0.46 ns)

 <State 40>: 1.2ns
The critical path consists of the following:
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' [175]  (1.2 ns)

 <State 41>: 1.3ns
The critical path consists of the following:
	'load' operation ('p_loc73_load') on local variable 'p_loc73' [176]  (0 ns)
	'store' operation ('store_ln95', HLS_Final_vitis_src/dpu.cpp:95) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [177]  (1.3 ns)

 <State 42>: 2.12ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/wrapper.cpp:42) on local variable 'k' [185]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/wrapper.cpp:44) [196]  (0.825 ns)
	'getelementptr' operation ('this_pMem_addr_8', HLS_Final_vitis_src/wrapper.cpp:44) [199]  (0 ns)
	'load' operation ('this_pMem_load_6', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [200]  (1.3 ns)

 <State 43>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_6', HLS_Final_vitis_src/dpu.cpp:95) on array 'dpu.pMem', HLS_Final_vitis_src/wrapper.cpp:10 [200]  (1.3 ns)

 <State 44>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln95', HLS_Final_vitis_src/dpu.cpp:95) to 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' [201]  (0.46 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret3', HLS_Final_vitis_src/wrapper.cpp:47) to 'dpu_func' [210]  (1.02 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret4', HLS_Final_vitis_src/wrapper.cpp:48) to 'dpu_func' [215]  (1.02 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret5', HLS_Final_vitis_src/wrapper.cpp:49) to 'dpu_func' [220]  (1.02 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret6', HLS_Final_vitis_src/wrapper.cpp:50) to 'dpu_func' [225]  (1.02 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret7', HLS_Final_vitis_src/wrapper.cpp:51) to 'dpu_func' [230]  (1.02 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret8', HLS_Final_vitis_src/wrapper.cpp:52) to 'dpu_func' [235]  (1.02 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ret106', HLS_Final_vitis_src/wrapper.cpp:53) to 'dpu_func' [240]  (1.02 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_s_addr_4', HLS_Final_vitis_src/spu.cpp:402) [245]  (0 ns)
	'load' operation ('this_s_load_4', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [246]  (1.3 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	'load' operation ('this_s_load_4', HLS_Final_vitis_src/spu.cpp:402) on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [246]  (1.3 ns)
	'xor' operation ('xor_ln402_2', HLS_Final_vitis_src/spu.cpp:402) [247]  (0.326 ns)
	'store' operation ('store_ln402', HLS_Final_vitis_src/spu.cpp:402) of variable 'xor_ln402_2', HLS_Final_vitis_src/spu.cpp:402 on array 'spu.s', HLS_Final_vitis_src/wrapper.cpp:11 [248]  (1.3 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0.46ns
The critical path consists of the following:
	'call' operation ('dpu.p5', HLS_Final_vitis_src/wrapper.cpp:63) to 'dpu_pack.4' [256]  (0.46 ns)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0.46ns
The critical path consists of the following:
	'call' operation ('dpu.p5', HLS_Final_vitis_src/wrapper.cpp:64) to 'dpu_pack.4' [257]  (0.46 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0.46ns
The critical path consists of the following:
	'call' operation ('empty', HLS_Final_vitis_src/wrapper.cpp:66) to 'dpu_pack.4' [258]  (0.46 ns)

 <State 76>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
