// Seed: 4190939743
module module_0;
  wire id_1, id_4;
endmodule
module module_1;
  wire id_2;
  always $display;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire void id_0,
    output uwire id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    output supply1 id_7
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch if (id_8) id_4 = 1;
  module_0 modCall_1 ();
  assign id_9 = -1;
  wire id_12, id_13;
endmodule
