<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"><access>read-write</access>
<addressUnitBits>0x8</addressUnitBits>
<cpu>
  <dcachePresent>
    <dcachePresen></dcachePresen>
  </dcachePresent>
  <deviceNumInterrupts>0x0</deviceNumInterrupts>
  <dtcmPresent>
    <dtcmPresen></dtcmPresen>
  </dtcmPresent>
  <endian>little</endian>
  <fpuPresent>0x1</fpuPresent>
  <icachePresent>
    <icachePresen></icachePresen>
  </icachePresent>
  <itcmPresent>
    <itcmPresen></itcmPresen>
  </itcmPresent>
  <mpuPresent>0x0</mpuPresent>
  <name>CM4</name>
  <nvicPrioBits>0x3</nvicPrioBits>
  <revision>r1p2</revision>
  <sauNumRegions>0x0</sauNumRegions>
  <vendorSystickConfig>0x0</vendorSystickConfig>
</cpu>
<description>ARM Cortex-M4 MSP432E4 Device</description>
<name>MSP432E411Y</name>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40000000</baseAddress>
    <description>Register map for WATCHDOG0 peripheral</description>
    <groupName>WATCHDOG</groupName>
    <interrupts>
      <interrupt>
        <name>WATCHDOG0</name>
        <value>0x12</value>
      </interrupt>
    </interrupts>
    <name>WATCHDOG0</name>
    <prependToName>WATCHDOG0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Watchdog Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Load Value</description>
            <name>WDT_LOAD</name>
          </field>
        </fields>
        <name>LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Watchdog Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Value</description>
            <name>WDT_VALUE</name>
          </field>
        </fields>
        <name>VALUE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Watchdog Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Interrupt Enable</description>
            <name>WDT_CTL_INTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Reset Enable</description>
            <name>WDT_CTL_RESEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Interrupt Type</description>
            <name>WDT_CTL_INTTYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete</description>
            <name>WDT_CTL_WRC</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Watchdog Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Interrupt Clear</description>
            <name>WDT_ICR</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Watchdog Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Raw Interrupt Status</description>
            <name>WDT_RIS_WDTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Watchdog Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Masked Interrupt Status</description>
            <name>WDT_MIS_WDTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>Watchdog Test</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Stall Enable</description>
            <name>WDT_TEST_STALL</name>
          </field>
        </fields>
        <name>TEST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC00</addressOffset>
        <description>Watchdog Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Unlocked</description>
                <name>WDT_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locked</description>
                <name>WDT_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WDT_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40001000</baseAddress>
    <derivedFrom>WATCHDOG0</derivedFrom>
    <description>Register map for WATCHDOG0 peripheral</description>
    <groupName>WATCHDOG</groupName>
    <interrupts>
      <interrupt>
        <name>WATCHDOG0</name>
        <value>0x12</value>
      </interrupt>
    </interrupts>
    <name>WATCHDOG1</name>
    <prependToName>WATCHDOG1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Watchdog Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Load Value</description>
            <name>WDT_LOAD</name>
          </field>
        </fields>
        <name>LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Watchdog Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Value</description>
            <name>WDT_VALUE</name>
          </field>
        </fields>
        <name>VALUE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Watchdog Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Interrupt Enable</description>
            <name>WDT_CTL_INTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Reset Enable</description>
            <name>WDT_CTL_RESEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Interrupt Type</description>
            <name>WDT_CTL_INTTYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete</description>
            <name>WDT_CTL_WRC</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Watchdog Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Interrupt Clear</description>
            <name>WDT_ICR</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Watchdog Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Raw Interrupt Status</description>
            <name>WDT_RIS_WDTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Watchdog Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Masked Interrupt Status</description>
            <name>WDT_MIS_WDTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>Watchdog Test</description>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Stall Enable</description>
            <name>WDT_TEST_STALL</name>
          </field>
        </fields>
        <name>TEST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC00</addressOffset>
        <description>Watchdog Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Watchdog Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Unlocked</description>
                <name>WDT_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locked</description>
                <name>WDT_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WDT_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40008000</baseAddress>
    <description>Register map for SSI0 peripheral</description>
    <groupName>SSI</groupName>
    <interrupts>
      <interrupt>
        <name>SSI0</name>
        <value>0x7</value>
      </interrupt>
    </interrupts>
    <name>SSI0</name>
    <prependToName>SSI0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SSI Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Data Size Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4-bit data</description>
                <name>SSI_CR0_DSS_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5-bit data</description>
                <name>SSI_CR0_DSS_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6-bit data</description>
                <name>SSI_CR0_DSS_6</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit data</description>
                <name>SSI_CR0_DSS_7</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit data</description>
                <name>SSI_CR0_DSS_8</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>9-bit data</description>
                <name>SSI_CR0_DSS_9</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit data</description>
                <name>SSI_CR0_DSS_10</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>11-bit data</description>
                <name>SSI_CR0_DSS_11</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12-bit data</description>
                <name>SSI_CR0_DSS_12</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>13-bit data</description>
                <name>SSI_CR0_DSS_13</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>14-bit data</description>
                <name>SSI_CR0_DSS_14</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15-bit data</description>
                <name>SSI_CR0_DSS_15</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit data</description>
                <name>SSI_CR0_DSS_16</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_DSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Frame Format Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale SPI Frame Format</description>
                <name>SSI_CR0_FRF_MOTO</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Serial Frame Format</description>
                <name>SSI_CR0_FRF_TI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Polarity</description>
            <name>SSI_CR0_SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Phase</description>
            <name>SSI_CR0_SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Serial Clock Rate</description>
            <name>SSI_CR0_SCR</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SSI Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Loopback Mode</description>
            <name>SSI_CR1_LBM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Synchronous Serial Port Enable</description>
            <name>SSI_CR1_SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Master/Slave Select</description>
            <name>SSI_CR1_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>SSI_CR1_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_CR1_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bi-SSI mode</description>
                <name>SSI_CR1_MODE_BI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quad-SSI Mode</description>
                <name>SSI_CR1_MODE_QUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Advanced SSI Mode with 8-bit packet size</description>
                <name>SSI_CR1_MODE_ADVANCED</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Direction of Operation</description>
            <name>SSI_CR1_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Clock Enable</description>
            <name>SSI_CR1_HSCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame</description>
            <name>SSI_CR1_FSSHLDFRM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Frame (End of Message)</description>
            <name>SSI_CR1_EOM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SSI Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SSI Receive/Transmit Data</description>
            <name>SSI_DR_DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SSI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Empty</description>
            <name>SSI_SR_TFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Not Full</description>
            <name>SSI_SR_TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Not Empty</description>
            <name>SSI_SR_RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Full</description>
            <name>SSI_SR_RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Busy Bit</description>
            <name>SSI_SR_BSY</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SSI Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Clock Prescale Divisor</description>
            <name>SSI_CPSR_CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>SSI Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Mask</description>
            <name>SSI_IM_RORIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Mask</description>
            <name>SSI_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Interrupt Mask</description>
            <name>SSI_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Interrupt Mask</description>
            <name>SSI_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Mask</description>
            <name>SSI_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Mask</description>
            <name>SSI_IM_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Mask</description>
            <name>SSI_IM_EOTIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>SSI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Raw Interrupt Status</description>
            <name>SSI_RIS_RORRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Raw Interrupt Status</description>
            <name>SSI_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Raw Interrupt Status</description>
            <name>SSI_RIS_EOTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>SSI Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Masked Interrupt Status</description>
            <name>SSI_MIS_RORMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Masked Interrupt Status</description>
            <name>SSI_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Masked Interrupt Status</description>
            <name>SSI_MIS_EOTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>SSI Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Clear</description>
            <name>SSI_ICR_RORIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Clear</description>
            <name>SSI_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Clear</description>
            <name>SSI_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Clear</description>
            <name>SSI_ICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Clear</description>
            <name>SSI_ICR_EOTIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>SSI DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>SSI_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>SSI_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>SSI Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Capability</description>
            <name>SSI_PP_HSCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mode of Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_PP_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBIQUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_PP_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame Capability</description>
            <name>SSI_PP_FSSHLDFRM</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>SSI Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>SSI_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SSI_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40009000</baseAddress>
    <derivedFrom>SSI0</derivedFrom>
    <description>Register map for SSI0 peripheral</description>
    <groupName>SSI</groupName>
    <interrupts>
      <interrupt>
        <name>SSI1</name>
        <value>0x22</value>
      </interrupt>
    </interrupts>
    <name>SSI1</name>
    <prependToName>SSI1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SSI Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Data Size Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4-bit data</description>
                <name>SSI_CR0_DSS_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5-bit data</description>
                <name>SSI_CR0_DSS_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6-bit data</description>
                <name>SSI_CR0_DSS_6</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit data</description>
                <name>SSI_CR0_DSS_7</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit data</description>
                <name>SSI_CR0_DSS_8</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>9-bit data</description>
                <name>SSI_CR0_DSS_9</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit data</description>
                <name>SSI_CR0_DSS_10</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>11-bit data</description>
                <name>SSI_CR0_DSS_11</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12-bit data</description>
                <name>SSI_CR0_DSS_12</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>13-bit data</description>
                <name>SSI_CR0_DSS_13</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>14-bit data</description>
                <name>SSI_CR0_DSS_14</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15-bit data</description>
                <name>SSI_CR0_DSS_15</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit data</description>
                <name>SSI_CR0_DSS_16</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_DSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Frame Format Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale SPI Frame Format</description>
                <name>SSI_CR0_FRF_MOTO</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Serial Frame Format</description>
                <name>SSI_CR0_FRF_TI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Polarity</description>
            <name>SSI_CR0_SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Phase</description>
            <name>SSI_CR0_SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Serial Clock Rate</description>
            <name>SSI_CR0_SCR</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SSI Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Loopback Mode</description>
            <name>SSI_CR1_LBM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Synchronous Serial Port Enable</description>
            <name>SSI_CR1_SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Master/Slave Select</description>
            <name>SSI_CR1_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>SSI_CR1_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_CR1_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bi-SSI mode</description>
                <name>SSI_CR1_MODE_BI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quad-SSI Mode</description>
                <name>SSI_CR1_MODE_QUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Advanced SSI Mode with 8-bit packet size</description>
                <name>SSI_CR1_MODE_ADVANCED</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Direction of Operation</description>
            <name>SSI_CR1_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Clock Enable</description>
            <name>SSI_CR1_HSCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame</description>
            <name>SSI_CR1_FSSHLDFRM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Frame (End of Message)</description>
            <name>SSI_CR1_EOM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SSI Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SSI Receive/Transmit Data</description>
            <name>SSI_DR_DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SSI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Empty</description>
            <name>SSI_SR_TFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Not Full</description>
            <name>SSI_SR_TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Not Empty</description>
            <name>SSI_SR_RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Full</description>
            <name>SSI_SR_RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Busy Bit</description>
            <name>SSI_SR_BSY</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SSI Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Clock Prescale Divisor</description>
            <name>SSI_CPSR_CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>SSI Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Mask</description>
            <name>SSI_IM_RORIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Mask</description>
            <name>SSI_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Interrupt Mask</description>
            <name>SSI_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Interrupt Mask</description>
            <name>SSI_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Mask</description>
            <name>SSI_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Mask</description>
            <name>SSI_IM_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Mask</description>
            <name>SSI_IM_EOTIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>SSI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Raw Interrupt Status</description>
            <name>SSI_RIS_RORRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Raw Interrupt Status</description>
            <name>SSI_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Raw Interrupt Status</description>
            <name>SSI_RIS_EOTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>SSI Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Masked Interrupt Status</description>
            <name>SSI_MIS_RORMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Masked Interrupt Status</description>
            <name>SSI_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Masked Interrupt Status</description>
            <name>SSI_MIS_EOTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>SSI Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Clear</description>
            <name>SSI_ICR_RORIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Clear</description>
            <name>SSI_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Clear</description>
            <name>SSI_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Clear</description>
            <name>SSI_ICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Clear</description>
            <name>SSI_ICR_EOTIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>SSI DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>SSI_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>SSI_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>SSI Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Capability</description>
            <name>SSI_PP_HSCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mode of Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_PP_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBIQUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_PP_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame Capability</description>
            <name>SSI_PP_FSSHLDFRM</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>SSI Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>SSI_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SSI_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000A000</baseAddress>
    <derivedFrom>SSI0</derivedFrom>
    <description>Register map for SSI0 peripheral</description>
    <groupName>SSI</groupName>
    <interrupts>
      <interrupt>
        <name>SSI2</name>
        <value>0x36</value>
      </interrupt>
    </interrupts>
    <name>SSI2</name>
    <prependToName>SSI2</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SSI Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Data Size Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4-bit data</description>
                <name>SSI_CR0_DSS_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5-bit data</description>
                <name>SSI_CR0_DSS_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6-bit data</description>
                <name>SSI_CR0_DSS_6</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit data</description>
                <name>SSI_CR0_DSS_7</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit data</description>
                <name>SSI_CR0_DSS_8</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>9-bit data</description>
                <name>SSI_CR0_DSS_9</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit data</description>
                <name>SSI_CR0_DSS_10</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>11-bit data</description>
                <name>SSI_CR0_DSS_11</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12-bit data</description>
                <name>SSI_CR0_DSS_12</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>13-bit data</description>
                <name>SSI_CR0_DSS_13</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>14-bit data</description>
                <name>SSI_CR0_DSS_14</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15-bit data</description>
                <name>SSI_CR0_DSS_15</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit data</description>
                <name>SSI_CR0_DSS_16</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_DSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Frame Format Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale SPI Frame Format</description>
                <name>SSI_CR0_FRF_MOTO</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Serial Frame Format</description>
                <name>SSI_CR0_FRF_TI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Polarity</description>
            <name>SSI_CR0_SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Phase</description>
            <name>SSI_CR0_SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Serial Clock Rate</description>
            <name>SSI_CR0_SCR</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SSI Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Loopback Mode</description>
            <name>SSI_CR1_LBM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Synchronous Serial Port Enable</description>
            <name>SSI_CR1_SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Master/Slave Select</description>
            <name>SSI_CR1_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>SSI_CR1_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_CR1_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bi-SSI mode</description>
                <name>SSI_CR1_MODE_BI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quad-SSI Mode</description>
                <name>SSI_CR1_MODE_QUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Advanced SSI Mode with 8-bit packet size</description>
                <name>SSI_CR1_MODE_ADVANCED</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Direction of Operation</description>
            <name>SSI_CR1_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Clock Enable</description>
            <name>SSI_CR1_HSCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame</description>
            <name>SSI_CR1_FSSHLDFRM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Frame (End of Message)</description>
            <name>SSI_CR1_EOM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SSI Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SSI Receive/Transmit Data</description>
            <name>SSI_DR_DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SSI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Empty</description>
            <name>SSI_SR_TFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Not Full</description>
            <name>SSI_SR_TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Not Empty</description>
            <name>SSI_SR_RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Full</description>
            <name>SSI_SR_RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Busy Bit</description>
            <name>SSI_SR_BSY</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SSI Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Clock Prescale Divisor</description>
            <name>SSI_CPSR_CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>SSI Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Mask</description>
            <name>SSI_IM_RORIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Mask</description>
            <name>SSI_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Interrupt Mask</description>
            <name>SSI_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Interrupt Mask</description>
            <name>SSI_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Mask</description>
            <name>SSI_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Mask</description>
            <name>SSI_IM_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Mask</description>
            <name>SSI_IM_EOTIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>SSI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Raw Interrupt Status</description>
            <name>SSI_RIS_RORRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Raw Interrupt Status</description>
            <name>SSI_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Raw Interrupt Status</description>
            <name>SSI_RIS_EOTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>SSI Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Masked Interrupt Status</description>
            <name>SSI_MIS_RORMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Masked Interrupt Status</description>
            <name>SSI_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Masked Interrupt Status</description>
            <name>SSI_MIS_EOTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>SSI Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Clear</description>
            <name>SSI_ICR_RORIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Clear</description>
            <name>SSI_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Clear</description>
            <name>SSI_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Clear</description>
            <name>SSI_ICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Clear</description>
            <name>SSI_ICR_EOTIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>SSI DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>SSI_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>SSI_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>SSI Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Capability</description>
            <name>SSI_PP_HSCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mode of Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_PP_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBIQUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_PP_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame Capability</description>
            <name>SSI_PP_FSSHLDFRM</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>SSI Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>SSI_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SSI_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000B000</baseAddress>
    <derivedFrom>SSI0</derivedFrom>
    <description>Register map for SSI0 peripheral</description>
    <groupName>SSI</groupName>
    <interrupts>
      <interrupt>
        <name>SSI3</name>
        <value>0x37</value>
      </interrupt>
    </interrupts>
    <name>SSI3</name>
    <prependToName>SSI3</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SSI Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Data Size Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4-bit data</description>
                <name>SSI_CR0_DSS_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5-bit data</description>
                <name>SSI_CR0_DSS_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6-bit data</description>
                <name>SSI_CR0_DSS_6</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit data</description>
                <name>SSI_CR0_DSS_7</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit data</description>
                <name>SSI_CR0_DSS_8</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>9-bit data</description>
                <name>SSI_CR0_DSS_9</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit data</description>
                <name>SSI_CR0_DSS_10</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>11-bit data</description>
                <name>SSI_CR0_DSS_11</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12-bit data</description>
                <name>SSI_CR0_DSS_12</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>13-bit data</description>
                <name>SSI_CR0_DSS_13</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>14-bit data</description>
                <name>SSI_CR0_DSS_14</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15-bit data</description>
                <name>SSI_CR0_DSS_15</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit data</description>
                <name>SSI_CR0_DSS_16</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_DSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Frame Format Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale SPI Frame Format</description>
                <name>SSI_CR0_FRF_MOTO</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Serial Frame Format</description>
                <name>SSI_CR0_FRF_TI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR0_FRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Polarity</description>
            <name>SSI_CR0_SPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Serial Clock Phase</description>
            <name>SSI_CR0_SPH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Serial Clock Rate</description>
            <name>SSI_CR0_SCR</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SSI Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Loopback Mode</description>
            <name>SSI_CR1_LBM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Synchronous Serial Port Enable</description>
            <name>SSI_CR1_SSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Master/Slave Select</description>
            <name>SSI_CR1_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>SSI_CR1_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SSI Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_CR1_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bi-SSI mode</description>
                <name>SSI_CR1_MODE_BI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quad-SSI Mode</description>
                <name>SSI_CR1_MODE_QUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Advanced SSI Mode with 8-bit packet size</description>
                <name>SSI_CR1_MODE_ADVANCED</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CR1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Direction of Operation</description>
            <name>SSI_CR1_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Clock Enable</description>
            <name>SSI_CR1_HSCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame</description>
            <name>SSI_CR1_FSSHLDFRM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Frame (End of Message)</description>
            <name>SSI_CR1_EOM</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SSI Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SSI Receive/Transmit Data</description>
            <name>SSI_DR_DATA</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SSI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Empty</description>
            <name>SSI_SR_TFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Not Full</description>
            <name>SSI_SR_TNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Not Empty</description>
            <name>SSI_SR_RNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Full</description>
            <name>SSI_SR_RFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Busy Bit</description>
            <name>SSI_SR_BSY</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SSI Clock Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSI Clock Prescale Divisor</description>
            <name>SSI_CPSR_CPSDVSR</name>
          </field>
        </fields>
        <name>CPSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>SSI Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Mask</description>
            <name>SSI_IM_RORIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Mask</description>
            <name>SSI_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Interrupt Mask</description>
            <name>SSI_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Interrupt Mask</description>
            <name>SSI_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Mask</description>
            <name>SSI_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Mask</description>
            <name>SSI_IM_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Mask</description>
            <name>SSI_IM_EOTIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>SSI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Raw Interrupt Status</description>
            <name>SSI_RIS_RORRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Raw Interrupt Status</description>
            <name>SSI_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Raw Interrupt Status</description>
            <name>SSI_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Raw Interrupt Status</description>
            <name>SSI_RIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Raw Interrupt Status</description>
            <name>SSI_RIS_EOTRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>SSI Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Masked Interrupt Status</description>
            <name>SSI_MIS_RORMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Masked Interrupt Status</description>
            <name>SSI_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit FIFO Masked Interrupt Status</description>
            <name>SSI_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Masked Interrupt Status</description>
            <name>SSI_MIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Masked Interrupt Status</description>
            <name>SSI_MIS_EOTMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x20</addressOffset>
        <description>SSI Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Overrun Interrupt Clear</description>
            <name>SSI_ICR_RORIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive Time-Out Interrupt Clear</description>
            <name>SSI_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Receive DMA Interrupt Clear</description>
            <name>SSI_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Transmit DMA Interrupt Clear</description>
            <name>SSI_ICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmit Interrupt Clear</description>
            <name>SSI_ICR_EOTIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>SSI DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>SSI_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>SSI_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>SSI Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Capability</description>
            <name>SSI_PP_HSCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mode of Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy SSI mode</description>
                <name>SSI_PP_MODE_LEGACY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced SSI mode and Bi-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBI</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy mode, Advanced mode, Bi-SSI and Quad-SSI mode enabled</description>
                <name>SSI_PP_MODE_ADVBIQUAD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_PP_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSS Hold Frame Capability</description>
            <name>SSI_PP_FSSHLDFRM</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>SSI Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SSI Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>SSI_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SSI_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSI_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000C000</baseAddress>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART0</name>
        <value>0x5</value>
      </interrupt>
    </interrupts>
    <name>UART0</name>
    <prependToName>UART0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000D000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART1</name>
        <value>0x6</value>
      </interrupt>
    </interrupts>
    <name>UART1</name>
    <prependToName>UART1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000E000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART2</name>
        <value>0x21</value>
      </interrupt>
    </interrupts>
    <name>UART2</name>
    <prependToName>UART2</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4000F000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART3</name>
        <value>0x38</value>
      </interrupt>
    </interrupts>
    <name>UART3</name>
    <prependToName>UART3</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40010000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART4</name>
        <value>0x39</value>
      </interrupt>
    </interrupts>
    <name>UART4</name>
    <prependToName>UART4</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40011000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART5</name>
        <value>0x3A</value>
      </interrupt>
    </interrupts>
    <name>UART5</name>
    <prependToName>UART5</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40012000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART6</name>
        <value>0x3B</value>
      </interrupt>
    </interrupts>
    <name>UART6</name>
    <prependToName>UART6</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40013000</baseAddress>
    <derivedFrom>UART0</derivedFrom>
    <description>Register map for UART0 peripheral</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART7</name>
        <value>0x3C</value>
      </interrupt>
    </interrupts>
    <name>UART7</name>
    <prependToName>UART7</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Transmitted or Received</description>
            <name>UART_DR_DATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_DR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_DR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_DR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_DR_OE</name>
          </field>
        </fields>
        <name>DR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error</description>
            <name>UART_RSR_FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error</description>
            <name>UART_RSR_PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error</description>
            <name>UART_RSR_BE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error</description>
            <name>UART_RSR_OE</name>
          </field>
        </fields>
        <name>RSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>UART_ALT</alternateGroup>
        <description>UART Receive Status/Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Error Clear</description>
            <name>UART_ECR_DATA</name>
          </field>
        </fields>
        <name>ECR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>UART Flag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear To Send</description>
            <name>UART_FR_CTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Set Ready</description>
            <name>UART_FR_DSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Carrier Detect</description>
            <name>UART_FR_DCD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Busy</description>
            <name>UART_FR_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Empty</description>
            <name>UART_FR_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Full</description>
            <name>UART_FR_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive FIFO Full</description>
            <name>UART_FR_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit FIFO Empty</description>
            <name>UART_FR_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ring Indicator</description>
            <name>UART_FR_RI</name>
          </field>
        </fields>
        <name>FR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>UART IrDA Low-Power Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IrDA Low-Power Divisor</description>
            <name>UART_ILPR_ILPDVSR</name>
          </field>
        </fields>
        <name>ILPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>UART Integer Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Integer Baud-Rate Divisor</description>
            <name>UART_IBRD_DIVINT</name>
          </field>
        </fields>
        <name>IBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>UART Fractional Baud-Rate Divisor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Fractional Baud-Rate Divisor</description>
            <name>UART_FBRD_DIVFRAC</name>
          </field>
        </fields>
        <name>FBRD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>UART Line Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Send Break</description>
            <name>UART_LCRH_BRK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Enable</description>
            <name>UART_LCRH_PEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Even Parity Select</description>
            <name>UART_LCRH_EPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Two Stop Bits Select</description>
            <name>UART_LCRH_STP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable FIFOs</description>
            <name>UART_LCRH_FEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART Word Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits (default)</description>
                <name>UART_LCRH_WLEN_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>UART_LCRH_WLEN_6</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>UART_LCRH_WLEN_7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits</description>
                <name>UART_LCRH_WLEN_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_LCRH_WLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stick Parity Select</description>
            <name>UART_LCRH_SPS</name>
          </field>
        </fields>
        <name>LCRH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>UART Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Enable</description>
            <name>UART_CTL_UARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Enable</description>
            <name>UART_CTL_SIREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART SIR Low-Power Mode</description>
            <name>UART_CTL_SIRLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ISO 7816 Smart Card Support</description>
            <name>UART_CTL_SMART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission</description>
            <name>UART_CTL_EOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>UART_CTL_HSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Loop Back Enable</description>
            <name>UART_CTL_LBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Enable</description>
            <name>UART_CTL_TXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Enable</description>
            <name>UART_CTL_RXE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Terminal Ready</description>
            <name>UART_CTL_DTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request to Send</description>
            <name>UART_CTL_RTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Request to Send</description>
            <name>UART_CTL_RTSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Clear To Send</description>
            <name>UART_CTL_CTSEN</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>UART Interrupt FIFO Level Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Transmit Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/8 full</description>
                <name>UART_IFLS_TX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/4 full</description>
                <name>UART_IFLS_TX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 1/2 full (default)</description>
                <name>UART_IFLS_TX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 3/4 full</description>
                <name>UART_IFLS_TX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO &amp;lt;= 7/8 full</description>
                <name>UART_IFLS_TX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>UART Receive Interrupt FIFO Level Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/8 full</description>
                <name>UART_IFLS_RX1_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/4 full</description>
                <name>UART_IFLS_RX2_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 1/2 full (default)</description>
                <name>UART_IFLS_RX4_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 3/4 full</description>
                <name>UART_IFLS_RX6_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO &gt;= 7/8 full</description>
                <name>UART_IFLS_RX7_8</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_IFLS_RX</name>
          </field>
        </fields>
        <name>IFLS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>UART Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Mask</description>
            <name>UART_IM_RIMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Mask</description>
            <name>UART_IM_CTSMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Mask</description>
            <name>UART_IM_DCDMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Mask</description>
            <name>UART_IM_DSRMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Interrupt Mask</description>
            <name>UART_IM_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Interrupt Mask</description>
            <name>UART_IM_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Interrupt Mask</description>
            <name>UART_IM_RTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Interrupt Mask</description>
            <name>UART_IM_FEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Interrupt Mask</description>
            <name>UART_IM_PEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Interrupt Mask</description>
            <name>UART_IM_BEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Interrupt Mask</description>
            <name>UART_IM_OEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Mask</description>
            <name>UART_IM_EOTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Mask</description>
            <name>UART_IM_9BITIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>UART_IM_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>UART_IM_DMATXIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>UART Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Raw Interrupt Status</description>
            <name>UART_RIS_RIRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Raw Interrupt Status</description>
            <name>UART_RIS_CTSRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Raw Interrupt Status</description>
            <name>UART_RIS_DCDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Raw Interrupt Status</description>
            <name>UART_RIS_DSRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Raw Interrupt Status</description>
            <name>UART_RIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Raw Interrupt Status</description>
            <name>UART_RIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Raw Interrupt Status</description>
            <name>UART_RIS_RTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Raw Interrupt Status</description>
            <name>UART_RIS_FERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Raw Interrupt Status</description>
            <name>UART_RIS_PERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Raw Interrupt Status</description>
            <name>UART_RIS_BERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Raw Interrupt Status</description>
            <name>UART_RIS_OERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Raw Interrupt Status</description>
            <name>UART_RIS_EOTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Raw Interrupt Status</description>
            <name>UART_RIS_9BITRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>UART_RIS_DMATXRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>UART Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Masked Interrupt Status</description>
            <name>UART_MIS_RIMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Masked Interrupt Status</description>
            <name>UART_MIS_CTSMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Masked Interrupt Status</description>
            <name>UART_MIS_DCDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Masked Interrupt Status</description>
            <name>UART_MIS_DSRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Masked Interrupt Status</description>
            <name>UART_MIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Transmit Masked Interrupt Status</description>
            <name>UART_MIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Receive Time-Out Masked Interrupt Status</description>
            <name>UART_MIS_RTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Framing Error Masked Interrupt Status</description>
            <name>UART_MIS_FEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Parity Error Masked Interrupt Status</description>
            <name>UART_MIS_PEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Break Error Masked Interrupt Status</description>
            <name>UART_MIS_BEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Overrun Error Masked Interrupt Status</description>
            <name>UART_MIS_OEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Masked Interrupt Status</description>
            <name>UART_MIS_EOTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Masked Interrupt Status</description>
            <name>UART_MIS_9BITMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>UART_MIS_DMATXMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x44</addressOffset>
        <description>UART Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Ring Indicator Modem Interrupt Clear</description>
            <name>UART_ICR_RIMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Clear to Send Modem Interrupt Clear</description>
            <name>UART_ICR_CTSMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Carrier Detect Modem Interrupt Clear</description>
            <name>UART_ICR_DCDMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Data Set Ready Modem Interrupt Clear</description>
            <name>UART_ICR_DSRMIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Clear</description>
            <name>UART_ICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Clear</description>
            <name>UART_ICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Time-Out Interrupt Clear</description>
            <name>UART_ICR_RTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Clear</description>
            <name>UART_ICR_FEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Clear</description>
            <name>UART_ICR_PEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Error Interrupt Clear</description>
            <name>UART_ICR_BEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Clear</description>
            <name>UART_ICR_OEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Transmission Interrupt Clear</description>
            <name>UART_ICR_EOTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Mode Interrupt Clear</description>
            <name>UART_ICR_9BITIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>UART_ICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>UART_ICR_DMATXIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>UART DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Enable</description>
            <name>UART_DMACTL_RXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Enable</description>
            <name>UART_DMACTL_TXDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA on Error</description>
            <name>UART_DMACTL_DMAERR</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>UART 9-Bit Self Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address for 9-Bit Mode</description>
            <name>UART_9BITADDR_ADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 9-Bit Mode</description>
            <name>UART_9BITADDR_9BITEN</name>
          </field>
        </fields>
        <name>_9BITADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>UART 9-Bit Self Address Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Self Address Mask for 9-Bit Mode</description>
            <name>UART_9BITAMASK_MASK</name>
          </field>
        </fields>
        <name>_9BITAMASK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>UART Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Smart Card Support</description>
            <name>UART_PP_SC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit Support</description>
            <name>UART_PP_NB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support</description>
            <name>UART_PP_MS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modem Support Extended</description>
            <name>UART_PP_MSE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>UART Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>UART Baud Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock (based on clock source and divisor factor)</description>
                <name>UART_CC_CS_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>UART_CC_CS_PIOSC</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART_CC_CS</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40020000</baseAddress>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C0</name>
        <value>0x8</value>
      </interrupt>
    </interrupts>
    <name>I2C0</name>
    <prependToName>I2C0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40021000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C1</name>
        <value>0x25</value>
      </interrupt>
    </interrupts>
    <name>I2C1</name>
    <prependToName>I2C1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40022000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C2</name>
        <value>0x3D</value>
      </interrupt>
    </interrupts>
    <name>I2C2</name>
    <prependToName>I2C2</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40023000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C3</name>
        <value>0x3E</value>
      </interrupt>
    </interrupts>
    <name>I2C3</name>
    <prependToName>I2C3</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40028000</baseAddress>
    <description>Register map for PWM0 peripheral</description>
    <groupName>PWM</groupName>
    <interrupts>
      <interrupt>
        <name>PWM0_0</name>
        <value>0xA</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PWM0_1</name>
        <value>0xB</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PWM0_2</name>
        <value>0xC</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PWM0_3</name>
        <value>0x2B</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PWM0_FAULT</name>
        <value>0x9</value>
      </interrupt>
    </interrupts>
    <name>PWM0</name>
    <prependToName>PWM0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>PWM Master Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update PWM Generator 0</description>
            <name>PWM_CTL_GLOBALSYNC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update PWM Generator 1</description>
            <name>PWM_CTL_GLOBALSYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update PWM Generator 2</description>
            <name>PWM_CTL_GLOBALSYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update PWM Generator 3</description>
            <name>PWM_CTL_GLOBALSYNC3</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>PWM Time Base Sync</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Generator 0 Counter</description>
            <name>PWM_SYNC_SYNC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Generator 1 Counter</description>
            <name>PWM_SYNC_SYNC1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Generator 2 Counter</description>
            <name>PWM_SYNC_SYNC2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Generator 3 Counter</description>
            <name>PWM_SYNC_SYNC3</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>PWM Output Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM0 Output Enable</description>
            <name>PWM_ENABLE_PWM0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM1 Output Enable</description>
            <name>PWM_ENABLE_PWM1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM2 Output Enable</description>
            <name>PWM_ENABLE_PWM2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM3 Output Enable</description>
            <name>PWM_ENABLE_PWM3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM4 Output Enable</description>
            <name>PWM_ENABLE_PWM4EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM5 Output Enable</description>
            <name>PWM_ENABLE_PWM5EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM6 Output Enable</description>
            <name>PWM_ENABLE_PWM6EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM7 Output Enable</description>
            <name>PWM_ENABLE_PWM7EN</name>
          </field>
        </fields>
        <name>ENABLE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>PWM Output Inversion</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM0 Signal</description>
            <name>PWM_INVERT_PWM0INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM1 Signal</description>
            <name>PWM_INVERT_PWM1INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM2 Signal</description>
            <name>PWM_INVERT_PWM2INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM3 Signal</description>
            <name>PWM_INVERT_PWM3INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM4 Signal</description>
            <name>PWM_INVERT_PWM4INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM5 Signal</description>
            <name>PWM_INVERT_PWM5INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM6 Signal</description>
            <name>PWM_INVERT_PWM6INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert MnPWM7 Signal</description>
            <name>PWM_INVERT_PWM7INV</name>
          </field>
        </fields>
        <name>INVERT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>PWM Output Fault</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM0 Fault</description>
            <name>PWM_FAULT_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM1 Fault</description>
            <name>PWM_FAULT_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM2 Fault</description>
            <name>PWM_FAULT_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM3 Fault</description>
            <name>PWM_FAULT_FAULT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM4 Fault</description>
            <name>PWM_FAULT_FAULT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM5 Fault</description>
            <name>PWM_FAULT_FAULT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM6 Fault</description>
            <name>PWM_FAULT_FAULT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM7 Fault</description>
            <name>PWM_FAULT_FAULT7</name>
          </field>
        </fields>
        <name>FAULT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>PWM Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM0 Interrupt Enable</description>
            <name>PWM_INTEN_INTPWM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM1 Interrupt Enable</description>
            <name>PWM_INTEN_INTPWM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM2 Interrupt Enable</description>
            <name>PWM_INTEN_INTPWM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM3 Interrupt Enable</description>
            <name>PWM_INTEN_INTPWM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault 0</description>
            <name>PWM_INTEN_INTFAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault 1</description>
            <name>PWM_INTEN_INTFAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault 2</description>
            <name>PWM_INTEN_INTFAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault 3</description>
            <name>PWM_INTEN_INTFAULT3</name>
          </field>
        </fields>
        <name>INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>PWM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM0 Interrupt Asserted</description>
            <name>PWM_RIS_INTPWM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM1 Interrupt Asserted</description>
            <name>PWM_RIS_INTPWM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM2 Interrupt Asserted</description>
            <name>PWM_RIS_INTPWM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM3 Interrupt Asserted</description>
            <name>PWM_RIS_INTPWM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault PWM 0</description>
            <name>PWM_RIS_INTFAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault PWM 1</description>
            <name>PWM_RIS_INTFAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault PWM 2</description>
            <name>PWM_RIS_INTFAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Fault PWM 3</description>
            <name>PWM_RIS_INTFAULT3</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>PWM Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM0 Interrupt Status</description>
            <name>PWM_ISC_INTPWM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM1 Interrupt Status</description>
            <name>PWM_ISC_INTPWM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM2 Interrupt Status</description>
            <name>PWM_ISC_INTPWM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM3 Interrupt Status</description>
            <name>PWM_ISC_INTPWM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAULT0 Interrupt Asserted</description>
            <name>PWM_ISC_INTFAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAULT1 Interrupt Asserted</description>
            <name>PWM_ISC_INTFAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAULT2 Interrupt Asserted</description>
            <name>PWM_ISC_INTFAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAULT3 Interrupt Asserted</description>
            <name>PWM_ISC_INTFAULT3</name>
          </field>
        </fields>
        <name>ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>PWM Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generator 0 Fault Status</description>
            <name>PWM_STATUS_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generator 1 Fault Status</description>
            <name>PWM_STATUS_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generator 2 Fault Status</description>
            <name>PWM_STATUS_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generator 3 Fault Status</description>
            <name>PWM_STATUS_FAULT3</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>PWM Fault Condition Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM0 Fault Value</description>
            <name>PWM_FAULTVAL_PWM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM1 Fault Value</description>
            <name>PWM_FAULTVAL_PWM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM2 Fault Value</description>
            <name>PWM_FAULTVAL_PWM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM3 Fault Value</description>
            <name>PWM_FAULTVAL_PWM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM4 Fault Value</description>
            <name>PWM_FAULTVAL_PWM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM5 Fault Value</description>
            <name>PWM_FAULTVAL_PWM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM6 Fault Value</description>
            <name>PWM_FAULTVAL_PWM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MnPWM7 Fault Value</description>
            <name>PWM_FAULTVAL_PWM7</name>
          </field>
        </fields>
        <name>FAULTVAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>PWM Enable Update</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM0 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD0_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD0_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD0_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM1 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD1_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD1_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD1_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM2 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD2_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD2_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD2_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM3 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD3_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD3_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD3_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM4 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD4_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD4_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD4_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM5 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD5_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD5_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD5_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM6 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD6_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD6_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD6_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MnPWM7 Enable Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_ENUPD_ENUPD7_IMM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_ENUPD_ENUPD7_LSYNC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_ENUPD_ENUPD7_GSYNC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_ENUPD_ENUPD7</name>
          </field>
        </fields>
        <name>ENUPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>PWM0 Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Block Enable</description>
            <name>PWM_0_CTL_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Mode</description>
            <name>PWM_0_CTL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Mode</description>
            <name>PWM_0_CTL_DEBUG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Register Update Mode</description>
            <name>PWM_0_CTL_LOADUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Update Mode</description>
            <name>PWM_0_CTL_CMPAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Update Mode</description>
            <name>PWM_0_CTL_CMPBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENA Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_0_CTL_GENAUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_0_CTL_GENAUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_0_CTL_GENAUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_CTL_GENAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENB Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_0_CTL_GENBUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_0_CTL_GENBUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_0_CTL_GENBUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_CTL_GENBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBCTL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_0_CTL_DBCTLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_0_CTL_DBCTLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_0_CTL_DBCTLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_CTL_DBCTLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBRISE Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_0_CTL_DBRISEUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_0_CTL_DBRISEUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_0_CTL_DBRISEUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_CTL_DBRISEUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBFALL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_0_CTL_DBFALLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_0_CTL_DBFALLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_0_CTL_DBFALLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_CTL_DBFALLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Condition Source</description>
            <name>PWM_0_CTL_FLTSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_0_CTL_MINFLTPER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Latch Fault Input</description>
            <name>PWM_0_CTL_LATCH</name>
          </field>
        </fields>
        <name>_0_CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>PWM0 Interrupt and Trigger Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=0</description>
            <name>PWM_0_INTEN_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnLOAD</description>
            <name>PWM_0_INTEN_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Up</description>
            <name>PWM_0_INTEN_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Down</description>
            <name>PWM_0_INTEN_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Up</description>
            <name>PWM_0_INTEN_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Down</description>
            <name>PWM_0_INTEN_INTCMPBD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=0</description>
            <name>PWM_0_INTEN_TRCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnLOAD</description>
            <name>PWM_0_INTEN_TRCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Up</description>
            <name>PWM_0_INTEN_TRCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Down</description>
            <name>PWM_0_INTEN_TRCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Up</description>
            <name>PWM_0_INTEN_TRCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Down</description>
            <name>PWM_0_INTEN_TRCMPBD</name>
          </field>
        </fields>
        <name>_0_INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>PWM0 Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt Status</description>
            <name>PWM_0_RIS_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt Status</description>
            <name>PWM_0_RIS_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt Status</description>
            <name>PWM_0_RIS_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt Status</description>
            <name>PWM_0_RIS_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt Status</description>
            <name>PWM_0_RIS_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt Status</description>
            <name>PWM_0_RIS_INTCMPBD</name>
          </field>
        </fields>
        <name>_0_RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>PWM0 Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt</description>
            <name>PWM_0_ISC_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt</description>
            <name>PWM_0_ISC_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt</description>
            <name>PWM_0_ISC_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt</description>
            <name>PWM_0_ISC_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt</description>
            <name>PWM_0_ISC_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt</description>
            <name>PWM_0_ISC_INTCMPBD</name>
          </field>
        </fields>
        <name>_0_ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>PWM0 Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Load Value</description>
            <name>PWM_0_LOAD</name>
          </field>
        </fields>
        <name>_0_LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>PWM0 Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>PWM_0_COUNT</name>
          </field>
        </fields>
        <name>_0_COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>PWM0 Compare A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator A Value</description>
            <name>PWM_0_CMPA</name>
          </field>
        </fields>
        <name>_0_CMPA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>PWM0 Compare B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator B Value</description>
            <name>PWM_0_CMPB</name>
          </field>
        </fields>
        <name>_0_CMPB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>PWM0 Generator A Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENA_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_0_GENA_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_0_GENA_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_0_GENA_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENA_ACTCMPBD</name>
          </field>
        </fields>
        <name>_0_GENA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>PWM0 Generator B Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_0_GENB_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_0_GENB_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_0_GENB_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_0_GENB_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_0_GENB_ACTCMPBD</name>
          </field>
        </fields>
        <name>_0_GENB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>PWM0 Dead-Band Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dead-Band Generator Enable</description>
            <name>PWM_0_DBCTL_ENABLE</name>
          </field>
        </fields>
        <name>_0_DBCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>PWM0 Dead-Band Rising-Edge Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Rise Delay</description>
            <name>PWM_0_DBRISE_DELAY</name>
          </field>
        </fields>
        <name>_0_DBRISE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>PWM0 Dead-Band Falling-Edge-Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Fall Delay</description>
            <name>PWM_0_DBFALL_DELAY</name>
          </field>
        </fields>
        <name>_0_DBFALL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>PWM0 Fault Source 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Input</description>
            <name>PWM_0_FLTSRC0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Input</description>
            <name>PWM_0_FLTSRC0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Input</description>
            <name>PWM_0_FLTSRC0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Input</description>
            <name>PWM_0_FLTSRC0_FAULT3</name>
          </field>
        </fields>
        <name>_0_FLTSRC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>PWM0 Fault Source 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0</description>
            <name>PWM_0_FLTSRC1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1</description>
            <name>PWM_0_FLTSRC1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2</description>
            <name>PWM_0_FLTSRC1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3</description>
            <name>PWM_0_FLTSRC1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4</description>
            <name>PWM_0_FLTSRC1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5</description>
            <name>PWM_0_FLTSRC1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6</description>
            <name>PWM_0_FLTSRC1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7</description>
            <name>PWM_0_FLTSRC1_DCMP7</name>
          </field>
        </fields>
        <name>_0_FLTSRC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>PWM0 Minimum Fault Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_0_MINFLTPER</name>
          </field>
        </fields>
        <name>_0_MINFLTPER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>PWM1 Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Block Enable</description>
            <name>PWM_1_CTL_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Mode</description>
            <name>PWM_1_CTL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Mode</description>
            <name>PWM_1_CTL_DEBUG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Register Update Mode</description>
            <name>PWM_1_CTL_LOADUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Update Mode</description>
            <name>PWM_1_CTL_CMPAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Update Mode</description>
            <name>PWM_1_CTL_CMPBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENA Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_1_CTL_GENAUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_1_CTL_GENAUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_1_CTL_GENAUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_CTL_GENAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENB Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_1_CTL_GENBUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_1_CTL_GENBUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_1_CTL_GENBUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_CTL_GENBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBCTL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_1_CTL_DBCTLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_1_CTL_DBCTLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_1_CTL_DBCTLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_CTL_DBCTLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBRISE Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_1_CTL_DBRISEUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_1_CTL_DBRISEUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_1_CTL_DBRISEUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_CTL_DBRISEUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBFALL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_1_CTL_DBFALLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_1_CTL_DBFALLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_1_CTL_DBFALLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_CTL_DBFALLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Condition Source</description>
            <name>PWM_1_CTL_FLTSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_1_CTL_MINFLTPER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Latch Fault Input</description>
            <name>PWM_1_CTL_LATCH</name>
          </field>
        </fields>
        <name>_1_CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>PWM1 Interrupt and Trigger Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=0</description>
            <name>PWM_1_INTEN_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnLOAD</description>
            <name>PWM_1_INTEN_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Up</description>
            <name>PWM_1_INTEN_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Down</description>
            <name>PWM_1_INTEN_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Up</description>
            <name>PWM_1_INTEN_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Down</description>
            <name>PWM_1_INTEN_INTCMPBD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=0</description>
            <name>PWM_1_INTEN_TRCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnLOAD</description>
            <name>PWM_1_INTEN_TRCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Up</description>
            <name>PWM_1_INTEN_TRCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Down</description>
            <name>PWM_1_INTEN_TRCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Up</description>
            <name>PWM_1_INTEN_TRCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Down</description>
            <name>PWM_1_INTEN_TRCMPBD</name>
          </field>
        </fields>
        <name>_1_INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>PWM1 Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt Status</description>
            <name>PWM_1_RIS_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt Status</description>
            <name>PWM_1_RIS_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt Status</description>
            <name>PWM_1_RIS_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt Status</description>
            <name>PWM_1_RIS_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt Status</description>
            <name>PWM_1_RIS_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt Status</description>
            <name>PWM_1_RIS_INTCMPBD</name>
          </field>
        </fields>
        <name>_1_RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>PWM1 Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt</description>
            <name>PWM_1_ISC_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt</description>
            <name>PWM_1_ISC_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt</description>
            <name>PWM_1_ISC_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt</description>
            <name>PWM_1_ISC_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt</description>
            <name>PWM_1_ISC_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt</description>
            <name>PWM_1_ISC_INTCMPBD</name>
          </field>
        </fields>
        <name>_1_ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>PWM1 Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Load Value</description>
            <name>PWM_1_LOAD_LOAD</name>
          </field>
        </fields>
        <name>_1_LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>PWM1 Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>PWM_1_COUNT_COUNT</name>
          </field>
        </fields>
        <name>_1_COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>PWM1 Compare A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator A Value</description>
            <name>PWM_1_CMPA_COMPA</name>
          </field>
        </fields>
        <name>_1_CMPA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>PWM1 Compare B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator B Value</description>
            <name>PWM_1_CMPB_COMPB</name>
          </field>
        </fields>
        <name>_1_CMPB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>PWM1 Generator A Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENA_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_1_GENA_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_1_GENA_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_1_GENA_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENA_ACTCMPBD</name>
          </field>
        </fields>
        <name>_1_GENA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>PWM1 Generator B Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_1_GENB_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_1_GENB_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_1_GENB_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_1_GENB_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_1_GENB_ACTCMPBD</name>
          </field>
        </fields>
        <name>_1_GENB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>PWM1 Dead-Band Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dead-Band Generator Enable</description>
            <name>PWM_1_DBCTL_ENABLE</name>
          </field>
        </fields>
        <name>_1_DBCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>PWM1 Dead-Band Rising-Edge Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Rise Delay</description>
            <name>PWM_1_DBRISE_RISEDELAY</name>
          </field>
        </fields>
        <name>_1_DBRISE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>PWM1 Dead-Band Falling-Edge-Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Fall Delay</description>
            <name>PWM_1_DBFALL_FALLDELAY</name>
          </field>
        </fields>
        <name>_1_DBFALL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>PWM1 Fault Source 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Input</description>
            <name>PWM_1_FLTSRC0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Input</description>
            <name>PWM_1_FLTSRC0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Input</description>
            <name>PWM_1_FLTSRC0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Input</description>
            <name>PWM_1_FLTSRC0_FAULT3</name>
          </field>
        </fields>
        <name>_1_FLTSRC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>PWM1 Fault Source 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0</description>
            <name>PWM_1_FLTSRC1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1</description>
            <name>PWM_1_FLTSRC1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2</description>
            <name>PWM_1_FLTSRC1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3</description>
            <name>PWM_1_FLTSRC1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4</description>
            <name>PWM_1_FLTSRC1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5</description>
            <name>PWM_1_FLTSRC1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6</description>
            <name>PWM_1_FLTSRC1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7</description>
            <name>PWM_1_FLTSRC1_DCMP7</name>
          </field>
        </fields>
        <name>_1_FLTSRC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>PWM1 Minimum Fault Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_1_MINFLTPER_MFP</name>
          </field>
        </fields>
        <name>_1_MINFLTPER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC0</addressOffset>
        <description>PWM2 Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Block Enable</description>
            <name>PWM_2_CTL_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Mode</description>
            <name>PWM_2_CTL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Mode</description>
            <name>PWM_2_CTL_DEBUG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Register Update Mode</description>
            <name>PWM_2_CTL_LOADUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Update Mode</description>
            <name>PWM_2_CTL_CMPAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Update Mode</description>
            <name>PWM_2_CTL_CMPBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENA Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_2_CTL_GENAUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_2_CTL_GENAUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_2_CTL_GENAUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_CTL_GENAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENB Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_2_CTL_GENBUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_2_CTL_GENBUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_2_CTL_GENBUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_CTL_GENBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBCTL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_2_CTL_DBCTLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_2_CTL_DBCTLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_2_CTL_DBCTLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_CTL_DBCTLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBRISE Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_2_CTL_DBRISEUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_2_CTL_DBRISEUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_2_CTL_DBRISEUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_CTL_DBRISEUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBFALL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_2_CTL_DBFALLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_2_CTL_DBFALLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_2_CTL_DBFALLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_CTL_DBFALLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Condition Source</description>
            <name>PWM_2_CTL_FLTSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_2_CTL_MINFLTPER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Latch Fault Input</description>
            <name>PWM_2_CTL_LATCH</name>
          </field>
        </fields>
        <name>_2_CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC4</addressOffset>
        <description>PWM2 Interrupt and Trigger Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=0</description>
            <name>PWM_2_INTEN_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnLOAD</description>
            <name>PWM_2_INTEN_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Up</description>
            <name>PWM_2_INTEN_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Down</description>
            <name>PWM_2_INTEN_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Up</description>
            <name>PWM_2_INTEN_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Down</description>
            <name>PWM_2_INTEN_INTCMPBD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=0</description>
            <name>PWM_2_INTEN_TRCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnLOAD</description>
            <name>PWM_2_INTEN_TRCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Up</description>
            <name>PWM_2_INTEN_TRCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Down</description>
            <name>PWM_2_INTEN_TRCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Up</description>
            <name>PWM_2_INTEN_TRCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Down</description>
            <name>PWM_2_INTEN_TRCMPBD</name>
          </field>
        </fields>
        <name>_2_INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC8</addressOffset>
        <description>PWM2 Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt Status</description>
            <name>PWM_2_RIS_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt Status</description>
            <name>PWM_2_RIS_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt Status</description>
            <name>PWM_2_RIS_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt Status</description>
            <name>PWM_2_RIS_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt Status</description>
            <name>PWM_2_RIS_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt Status</description>
            <name>PWM_2_RIS_INTCMPBD</name>
          </field>
        </fields>
        <name>_2_RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xCC</addressOffset>
        <description>PWM2 Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt</description>
            <name>PWM_2_ISC_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt</description>
            <name>PWM_2_ISC_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt</description>
            <name>PWM_2_ISC_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt</description>
            <name>PWM_2_ISC_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt</description>
            <name>PWM_2_ISC_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt</description>
            <name>PWM_2_ISC_INTCMPBD</name>
          </field>
        </fields>
        <name>_2_ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD0</addressOffset>
        <description>PWM2 Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Load Value</description>
            <name>PWM_2_LOAD_LOAD</name>
          </field>
        </fields>
        <name>_2_LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD4</addressOffset>
        <description>PWM2 Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>PWM_2_COUNT_COUNT</name>
          </field>
        </fields>
        <name>_2_COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD8</addressOffset>
        <description>PWM2 Compare A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator A Value</description>
            <name>PWM_2_CMPA_COMPA</name>
          </field>
        </fields>
        <name>_2_CMPA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xDC</addressOffset>
        <description>PWM2 Compare B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator B Value</description>
            <name>PWM_2_CMPB_COMPB</name>
          </field>
        </fields>
        <name>_2_CMPB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE0</addressOffset>
        <description>PWM2 Generator A Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENA_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_2_GENA_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_2_GENA_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_2_GENA_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENA_ACTCMPBD</name>
          </field>
        </fields>
        <name>_2_GENA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE4</addressOffset>
        <description>PWM2 Generator B Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_2_GENB_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_2_GENB_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_2_GENB_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_2_GENB_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_2_GENB_ACTCMPBD</name>
          </field>
        </fields>
        <name>_2_GENB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE8</addressOffset>
        <description>PWM2 Dead-Band Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dead-Band Generator Enable</description>
            <name>PWM_2_DBCTL_ENABLE</name>
          </field>
        </fields>
        <name>_2_DBCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xEC</addressOffset>
        <description>PWM2 Dead-Band Rising-Edge Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Rise Delay</description>
            <name>PWM_2_DBRISE_RISEDELAY</name>
          </field>
        </fields>
        <name>_2_DBRISE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF0</addressOffset>
        <description>PWM2 Dead-Band Falling-Edge-Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Fall Delay</description>
            <name>PWM_2_DBFALL_FALLDELAY</name>
          </field>
        </fields>
        <name>_2_DBFALL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF4</addressOffset>
        <description>PWM2 Fault Source 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Input</description>
            <name>PWM_2_FLTSRC0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Input</description>
            <name>PWM_2_FLTSRC0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Input</description>
            <name>PWM_2_FLTSRC0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Input</description>
            <name>PWM_2_FLTSRC0_FAULT3</name>
          </field>
        </fields>
        <name>_2_FLTSRC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF8</addressOffset>
        <description>PWM2 Fault Source 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0</description>
            <name>PWM_2_FLTSRC1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1</description>
            <name>PWM_2_FLTSRC1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2</description>
            <name>PWM_2_FLTSRC1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3</description>
            <name>PWM_2_FLTSRC1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4</description>
            <name>PWM_2_FLTSRC1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5</description>
            <name>PWM_2_FLTSRC1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6</description>
            <name>PWM_2_FLTSRC1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7</description>
            <name>PWM_2_FLTSRC1_DCMP7</name>
          </field>
        </fields>
        <name>_2_FLTSRC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC</addressOffset>
        <description>PWM2 Minimum Fault Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_2_MINFLTPER_MFP</name>
          </field>
        </fields>
        <name>_2_MINFLTPER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>PWM3 Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Block Enable</description>
            <name>PWM_3_CTL_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Mode</description>
            <name>PWM_3_CTL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Mode</description>
            <name>PWM_3_CTL_DEBUG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Register Update Mode</description>
            <name>PWM_3_CTL_LOADUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Update Mode</description>
            <name>PWM_3_CTL_CMPAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Update Mode</description>
            <name>PWM_3_CTL_CMPBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENA Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_3_CTL_GENAUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_3_CTL_GENAUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_3_CTL_GENAUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_CTL_GENAUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnGENB Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_3_CTL_GENBUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_3_CTL_GENBUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_3_CTL_GENBUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_CTL_GENBUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBCTL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_3_CTL_DBCTLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_3_CTL_DBCTLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_3_CTL_DBCTLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_CTL_DBCTLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBRISE Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_3_CTL_DBRISEUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_3_CTL_DBRISEUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_3_CTL_DBRISEUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_CTL_DBRISEUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PWMnDBFALL Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Immediate</description>
                <name>PWM_3_CTL_DBFALLUPD_I</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Locally Synchronized</description>
                <name>PWM_3_CTL_DBFALLUPD_LS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Globally Synchronized</description>
                <name>PWM_3_CTL_DBFALLUPD_GS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_CTL_DBFALLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Condition Source</description>
            <name>PWM_3_CTL_FLTSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_3_CTL_MINFLTPER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Latch Fault Input</description>
            <name>PWM_3_CTL_LATCH</name>
          </field>
        </fields>
        <name>_3_CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>PWM3 Interrupt and Trigger Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=0</description>
            <name>PWM_3_INTEN_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnLOAD</description>
            <name>PWM_3_INTEN_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Up</description>
            <name>PWM_3_INTEN_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPA Down</description>
            <name>PWM_3_INTEN_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Up</description>
            <name>PWM_3_INTEN_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt for Counter=PWMnCMPB Down</description>
            <name>PWM_3_INTEN_INTCMPBD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=0</description>
            <name>PWM_3_INTEN_TRCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnLOAD</description>
            <name>PWM_3_INTEN_TRCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Up</description>
            <name>PWM_3_INTEN_TRCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPA Down</description>
            <name>PWM_3_INTEN_TRCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Up</description>
            <name>PWM_3_INTEN_TRCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger for Counter=PWMnCMPB Down</description>
            <name>PWM_3_INTEN_TRCMPBD</name>
          </field>
        </fields>
        <name>_3_INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>PWM3 Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt Status</description>
            <name>PWM_3_RIS_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt Status</description>
            <name>PWM_3_RIS_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt Status</description>
            <name>PWM_3_RIS_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt Status</description>
            <name>PWM_3_RIS_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt Status</description>
            <name>PWM_3_RIS_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt Status</description>
            <name>PWM_3_RIS_INTCMPBD</name>
          </field>
        </fields>
        <name>_3_RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>PWM3 Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=0 Interrupt</description>
            <name>PWM_3_ISC_INTCNTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter=Load Interrupt</description>
            <name>PWM_3_ISC_INTCNTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Up Interrupt</description>
            <name>PWM_3_ISC_INTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator A Down Interrupt</description>
            <name>PWM_3_ISC_INTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Up Interrupt</description>
            <name>PWM_3_ISC_INTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator B Down Interrupt</description>
            <name>PWM_3_ISC_INTCMPBD</name>
          </field>
        </fields>
        <name>_3_ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>PWM3 Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Load Value</description>
            <name>PWM_3_LOAD_LOAD</name>
          </field>
        </fields>
        <name>_3_LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>PWM3 Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>PWM_3_COUNT_COUNT</name>
          </field>
        </fields>
        <name>_3_COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>PWM3 Compare A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator A Value</description>
            <name>PWM_3_CMPA_COMPA</name>
          </field>
        </fields>
        <name>_3_CMPA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>PWM3 Compare B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Comparator B Value</description>
            <name>PWM_3_CMPB_COMPB</name>
          </field>
        </fields>
        <name>_3_CMPB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>PWM3 Generator A Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENA_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmA</description>
                <name>PWM_3_GENA_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA Low</description>
                <name>PWM_3_GENA_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmA High</description>
                <name>PWM_3_GENA_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENA_ACTCMPBD</name>
          </field>
        </fields>
        <name>_3_GENA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>PWM3 Generator B Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTZERO_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTZERO_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTZERO_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTZERO_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Counter=LOAD</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTLOAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTLOAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTLOAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTLOAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTCMPAU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTCMPAU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTCMPAU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTCMPAU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTCMPAU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator A Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTCMPAD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTCMPAD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTCMPAD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTCMPAD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTCMPAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Up</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTCMPBU_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTCMPBU_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTCMPBU_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTCMPBU_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTCMPBU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Action for Comparator B Down</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do nothing</description>
                <name>PWM_3_GENB_ACTCMPBD_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert pwmB</description>
                <name>PWM_3_GENB_ACTCMPBD_INV</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB Low</description>
                <name>PWM_3_GENB_ACTCMPBD_ZERO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive pwmB High</description>
                <name>PWM_3_GENB_ACTCMPBD_ONE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_3_GENB_ACTCMPBD</name>
          </field>
        </fields>
        <name>_3_GENB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>PWM3 Dead-Band Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dead-Band Generator Enable</description>
            <name>PWM_3_DBCTL_ENABLE</name>
          </field>
        </fields>
        <name>_3_DBCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>PWM3 Dead-Band Rising-Edge Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Rise Delay</description>
            <name>PWM_3_DBRISE_RISEDELAY</name>
          </field>
        </fields>
        <name>_3_DBRISE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>PWM3 Dead-Band Falling-Edge-Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Dead-Band Fall Delay</description>
            <name>PWM_3_DBFALL_FALLDELAY</name>
          </field>
        </fields>
        <name>_3_DBFALL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>PWM3 Fault Source 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Input</description>
            <name>PWM_3_FLTSRC0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Input</description>
            <name>PWM_3_FLTSRC0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Input</description>
            <name>PWM_3_FLTSRC0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Input</description>
            <name>PWM_3_FLTSRC0_FAULT3</name>
          </field>
        </fields>
        <name>_3_FLTSRC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>PWM3 Fault Source 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0</description>
            <name>PWM_3_FLTSRC1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1</description>
            <name>PWM_3_FLTSRC1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2</description>
            <name>PWM_3_FLTSRC1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3</description>
            <name>PWM_3_FLTSRC1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4</description>
            <name>PWM_3_FLTSRC1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5</description>
            <name>PWM_3_FLTSRC1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6</description>
            <name>PWM_3_FLTSRC1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7</description>
            <name>PWM_3_FLTSRC1_DCMP7</name>
          </field>
        </fields>
        <name>_3_FLTSRC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>PWM3 Minimum Fault Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minimum Fault Period</description>
            <name>PWM_3_MINFLTPER_MFP</name>
          </field>
        </fields>
        <name>_3_MINFLTPER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>PWM0 Fault Pin Logic Sense</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Sense</description>
            <name>PWM_0_FLTSEN_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Sense</description>
            <name>PWM_0_FLTSEN_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Sense</description>
            <name>PWM_0_FLTSEN_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Sense</description>
            <name>PWM_0_FLTSEN_FAULT3</name>
          </field>
        </fields>
        <name>_0_FLTSEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x804</addressOffset>
        <description>PWM0 Fault Status 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0</description>
            <name>PWM_0_FLTSTAT0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1</description>
            <name>PWM_0_FLTSTAT0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2</description>
            <name>PWM_0_FLTSTAT0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3</description>
            <name>PWM_0_FLTSTAT0_FAULT3</name>
          </field>
        </fields>
        <name>_0_FLTSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x808</addressOffset>
        <description>PWM0 Fault Status 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Trigger</description>
            <name>PWM_0_FLTSTAT1_DCMP7</name>
          </field>
        </fields>
        <name>_0_FLTSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x880</addressOffset>
        <description>PWM1 Fault Pin Logic Sense</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Sense</description>
            <name>PWM_1_FLTSEN_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Sense</description>
            <name>PWM_1_FLTSEN_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Sense</description>
            <name>PWM_1_FLTSEN_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Sense</description>
            <name>PWM_1_FLTSEN_FAULT3</name>
          </field>
        </fields>
        <name>_1_FLTSEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x884</addressOffset>
        <description>PWM1 Fault Status 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0</description>
            <name>PWM_1_FLTSTAT0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1</description>
            <name>PWM_1_FLTSTAT0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2</description>
            <name>PWM_1_FLTSTAT0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3</description>
            <name>PWM_1_FLTSTAT0_FAULT3</name>
          </field>
        </fields>
        <name>_1_FLTSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x888</addressOffset>
        <description>PWM1 Fault Status 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Trigger</description>
            <name>PWM_1_FLTSTAT1_DCMP7</name>
          </field>
        </fields>
        <name>_1_FLTSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x900</addressOffset>
        <description>PWM2 Fault Pin Logic Sense</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Sense</description>
            <name>PWM_2_FLTSEN_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Sense</description>
            <name>PWM_2_FLTSEN_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Sense</description>
            <name>PWM_2_FLTSEN_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Sense</description>
            <name>PWM_2_FLTSEN_FAULT3</name>
          </field>
        </fields>
        <name>_2_FLTSEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x904</addressOffset>
        <description>PWM2 Fault Status 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0</description>
            <name>PWM_2_FLTSTAT0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1</description>
            <name>PWM_2_FLTSTAT0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2</description>
            <name>PWM_2_FLTSTAT0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3</description>
            <name>PWM_2_FLTSTAT0_FAULT3</name>
          </field>
        </fields>
        <name>_2_FLTSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x908</addressOffset>
        <description>PWM2 Fault Status 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Trigger</description>
            <name>PWM_2_FLTSTAT1_DCMP7</name>
          </field>
        </fields>
        <name>_2_FLTSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x980</addressOffset>
        <description>PWM3 Fault Pin Logic Sense</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault0 Sense</description>
            <name>PWM_3_FLTSEN_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault1 Sense</description>
            <name>PWM_3_FLTSEN_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault2 Sense</description>
            <name>PWM_3_FLTSEN_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault3 Sense</description>
            <name>PWM_3_FLTSEN_FAULT3</name>
          </field>
        </fields>
        <name>_3_FLTSEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x984</addressOffset>
        <description>PWM3 Fault Status 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0</description>
            <name>PWM_3_FLTSTAT0_FAULT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1</description>
            <name>PWM_3_FLTSTAT0_FAULT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2</description>
            <name>PWM_3_FLTSTAT0_FAULT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3</description>
            <name>PWM_3_FLTSTAT0_FAULT3</name>
          </field>
        </fields>
        <name>_3_FLTSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x988</addressOffset>
        <description>PWM3 Fault Status 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Trigger</description>
            <name>PWM_3_FLTSTAT1_DCMP7</name>
          </field>
        </fields>
        <name>_3_FLTSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>PWM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Generators</description>
            <name>PWM_PP_GCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fault Inputs (per PWM unit)</description>
            <name>PWM_PP_FCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Synchronization</description>
            <name>PWM_PP_ESYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Fault</description>
            <name>PWM_PP_EFAULT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot Mode</description>
            <name>PWM_PP_ONE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>PWM Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PWM Clock Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>/2</description>
                <name>PWM_CC_PWMDIV_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>/4</description>
                <name>PWM_CC_PWMDIV_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>/8</description>
                <name>PWM_CC_PWMDIV_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>/16</description>
                <name>PWM_CC_PWMDIV_16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>/32</description>
                <name>PWM_CC_PWMDIV_32</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>/64</description>
                <name>PWM_CC_PWMDIV_64</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWM_CC_PWMDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use PWM Clock Divisor</description>
            <name>PWM_CC_USEPWM</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4002C000</baseAddress>
    <description>Register map for QEI0 peripheral</description>
    <groupName>QEI</groupName>
    <interrupts>
      <interrupt>
        <name>QEI0</name>
        <value>0xD</value>
      </interrupt>
    </interrupts>
    <name>QEI0</name>
    <prependToName>QEI0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>QEI Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable QEI</description>
            <name>QEI_CTL_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Swap Signals</description>
            <name>QEI_CTL_SWAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Signal Mode</description>
            <name>QEI_CTL_SIGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Capture Mode</description>
            <name>QEI_CTL_CAPMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Mode</description>
            <name>QEI_CTL_RESMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Capture Velocity</description>
            <name>QEI_CTL_VELEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Predivide Velocity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /1</description>
                <name>QEI_CTL_VELDIV_1</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /2</description>
                <name>QEI_CTL_VELDIV_2</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /4</description>
                <name>QEI_CTL_VELDIV_4</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /8</description>
                <name>QEI_CTL_VELDIV_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /16</description>
                <name>QEI_CTL_VELDIV_16</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /32</description>
                <name>QEI_CTL_VELDIV_32</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /64</description>
                <name>QEI_CTL_VELDIV_64</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>QEI clock /128</description>
                <name>QEI_CTL_VELDIV_128</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QEI_CTL_VELDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert PhA</description>
            <name>QEI_CTL_INVA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert PhB</description>
            <name>QEI_CTL_INVB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Index Pulse</description>
            <name>QEI_CTL_INVI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stall QEI</description>
            <name>QEI_CTL_STALLEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Input Filter</description>
            <name>QEI_CTL_FILTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Input Filter Prescale Count</description>
            <name>QEI_CTL_FILTCNT</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>QEI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Detected</description>
            <name>QEI_STAT_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Direction of Rotation</description>
            <name>QEI_STAT_DIRECTION</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>QEI Position</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Position Integrator Value</description>
            <name>QEI_POS</name>
          </field>
        </fields>
        <name>POS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>QEI Maximum Position</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Maximum Position Integrator Value</description>
            <name>QEI_MAXPOS</name>
          </field>
        </fields>
        <name>MAXPOS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>QEI Timer Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Velocity Timer Load Value</description>
            <name>QEI_LOAD</name>
          </field>
        </fields>
        <name>LOAD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>QEI Timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Velocity Timer Current Value</description>
            <name>QEI_TIME</name>
          </field>
        </fields>
        <name>TIME</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>QEI Velocity Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Velocity Pulse Count</description>
            <name>QEI_COUNT</name>
          </field>
        </fields>
        <name>COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>QEI Velocity</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Velocity</description>
            <name>QEI_SPEED</name>
          </field>
        </fields>
        <name>SPEED</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>QEI Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Index Pulse Detected Interrupt Enable</description>
            <name>QEI_INTEN_INDEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Expires Interrupt Enable</description>
            <name>QEI_INTEN_TIMER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Direction Change Interrupt Enable</description>
            <name>QEI_INTEN_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase Error Interrupt Enable</description>
            <name>QEI_INTEN_ERROR</name>
          </field>
        </fields>
        <name>INTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>QEI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Index Pulse Asserted</description>
            <name>QEI_RIS_INDEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Velocity Timer Expired</description>
            <name>QEI_RIS_TIMER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Direction Change Detected</description>
            <name>QEI_RIS_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase Error Detected</description>
            <name>QEI_RIS_ERROR</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>QEI Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Index Pulse Interrupt</description>
            <name>QEI_ISC_INDEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Velocity Timer Expired Interrupt</description>
            <name>QEI_ISC_TIMER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Direction Change Interrupt</description>
            <name>QEI_ISC_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase Error Interrupt</description>
            <name>QEI_ISC_ERROR</name>
          </field>
        </fields>
        <name>ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40030000</baseAddress>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER0A</name>
        <value>0x13</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER0B</name>
        <value>0x14</value>
      </interrupt>
    </interrupts>
    <name>TIMER0</name>
    <prependToName>TIMER0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40031000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER1A</name>
        <value>0x15</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER1B</name>
        <value>0x16</value>
      </interrupt>
    </interrupts>
    <name>TIMER1</name>
    <prependToName>TIMER1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40032000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER2A</name>
        <value>0x17</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER2B</name>
        <value>0x18</value>
      </interrupt>
    </interrupts>
    <name>TIMER2</name>
    <prependToName>TIMER2</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40033000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER3A</name>
        <value>0x23</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER3B</name>
        <value>0x24</value>
      </interrupt>
    </interrupts>
    <name>TIMER3</name>
    <prependToName>TIMER3</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40034000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER4A</name>
        <value>0x3F</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER4B</name>
        <value>0x40</value>
      </interrupt>
    </interrupts>
    <name>TIMER4</name>
    <prependToName>TIMER4</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40035000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER5A</name>
        <value>0x41</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER5B</name>
        <value>0x42</value>
      </interrupt>
    </interrupts>
    <name>TIMER5</name>
    <prependToName>TIMER5</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40038000</baseAddress>
    <description>Register map for ADC0 peripheral</description>
    <groupName>ADC</groupName>
    <interrupts>
      <interrupt>
        <name>ADC0SS0</name>
        <value>0xE</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC0SS1</name>
        <value>0xF</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC0SS2</name>
        <value>0x10</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC0SS3</name>
        <value>0x11</value>
      </interrupt>
    </interrupts>
    <name>ADC0</name>
    <prependToName>ADC0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>ADC Active Sample Sequencer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS0 Enable</description>
            <name>ADC_ACTSS_ASEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 Enable</description>
            <name>ADC_ACTSS_ASEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS2 Enable</description>
            <name>ADC_ACTSS_ASEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS3 Enable</description>
            <name>ADC_ACTSS_ASEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 DMA Enable</description>
            <name>ADC_ACTSS_ADEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 DMA Enable</description>
            <name>ADC_ACTSS_ADEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS2 DMA Enable</description>
            <name>ADC_ACTSS_ADEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS3 DMA Enable</description>
            <name>ADC_ACTSS_ADEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Busy</description>
            <name>ADC_ACTSS_BUSY</name>
          </field>
        </fields>
        <name>ACTSS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>ADC Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Raw Interrupt Status</description>
            <name>ADC_RIS_INR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Raw Interrupt Status</description>
            <name>ADC_RIS_INR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Raw Interrupt Status</description>
            <name>ADC_RIS_INR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Raw Interrupt Status</description>
            <name>ADC_RIS_INR3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Raw Interrupt Status</description>
            <name>ADC_RIS_INRDC</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>ADC Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Interrupt Mask</description>
            <name>ADC_IM_MASK0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Interrupt Mask</description>
            <name>ADC_IM_MASK1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Interrupt Mask</description>
            <name>ADC_IM_MASK2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Interrupt Mask</description>
            <name>ADC_IM_MASK3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS0</description>
            <name>ADC_IM_DCONSS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS1</description>
            <name>ADC_IM_DCONSS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS2</description>
            <name>ADC_IM_DCONSS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS3</description>
            <name>ADC_IM_DCONSS3</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>ADC Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS0</description>
            <name>ADC_ISC_DCINSS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS1</description>
            <name>ADC_ISC_DCINSS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS2</description>
            <name>ADC_ISC_DCINSS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS3</description>
            <name>ADC_ISC_DCINSS3</name>
          </field>
        </fields>
        <name>ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>ADC Overflow Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 FIFO Overflow</description>
            <name>ADC_OSTAT_OV0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 FIFO Overflow</description>
            <name>ADC_OSTAT_OV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 FIFO Overflow</description>
            <name>ADC_OSTAT_OV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 FIFO Overflow</description>
            <name>ADC_OSTAT_OV3</name>
          </field>
        </fields>
        <name>OSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>ADC Event Multiplexer Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS0 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM0_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM0_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM0_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM0_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM0_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM0_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM0_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM0_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM0_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM0_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM0_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM0_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS1 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM1_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM1_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM1_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM1_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM1_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM1_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM1_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM1_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM1_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM1_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM1_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM1_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS2 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM2_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM2_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM2_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM2_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM2_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM2_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM2_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM2_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM2_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM2_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM2_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM2_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS3 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM3_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM3_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM3_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM3_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM3_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM3_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM3_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM3_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM3_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM3_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM3_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM3_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM3</name>
          </field>
        </fields>
        <name>EMUX</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>ADC Underflow Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 FIFO Underflow</description>
            <name>ADC_USTAT_UV0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 FIFO Underflow</description>
            <name>ADC_USTAT_UV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 FIFO Underflow</description>
            <name>ADC_USTAT_UV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 FIFO Underflow</description>
            <name>ADC_USTAT_UV3</name>
          </field>
        </fields>
        <name>USTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>ADC Trigger Source Select</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 0 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 0 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS0_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 1 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 1 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS1_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 2 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 2 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS2_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 3 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 3 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS3_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS3</name>
          </field>
        </fields>
        <name>TSSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>ADC Sample Sequencer Priority</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS0 Priority</description>
            <name>ADC_SSPRI_SS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS1 Priority</description>
            <name>ADC_SSPRI_SS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS2 Priority</description>
            <name>ADC_SSPRI_SS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS3 Priority</description>
            <name>ADC_SSPRI_SS3</name>
          </field>
        </fields>
        <name>SSPRI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>ADC Sample Phase Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Phase Difference</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 0.0</description>
                <name>ADC_SPC_PHASE_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 22.5</description>
                <name>ADC_SPC_PHASE_22_5</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 45.0</description>
                <name>ADC_SPC_PHASE_45</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 67.5</description>
                <name>ADC_SPC_PHASE_67_5</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 90.0</description>
                <name>ADC_SPC_PHASE_90</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 112.5</description>
                <name>ADC_SPC_PHASE_112_5</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 135.0</description>
                <name>ADC_SPC_PHASE_135</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 157.5</description>
                <name>ADC_SPC_PHASE_157_5</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 180.0</description>
                <name>ADC_SPC_PHASE_180</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 202.5</description>
                <name>ADC_SPC_PHASE_202_5</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 225.0</description>
                <name>ADC_SPC_PHASE_225</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 247.5</description>
                <name>ADC_SPC_PHASE_247_5</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 270.0</description>
                <name>ADC_SPC_PHASE_270</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 292.5</description>
                <name>ADC_SPC_PHASE_292_5</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 315.0</description>
                <name>ADC_SPC_PHASE_315</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 337.5</description>
                <name>ADC_SPC_PHASE_337_5</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_SPC_PHASE</name>
          </field>
        </fields>
        <name>SPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>ADC Processor Sample Sequence Initiate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Initiate</description>
            <name>ADC_PSSI_SS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Initiate</description>
            <name>ADC_PSSI_SS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Initiate</description>
            <name>ADC_PSSI_SS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Initiate</description>
            <name>ADC_PSSI_SS3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Wait</description>
            <name>ADC_PSSI_SYNCWAIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Synchronize</description>
            <name>ADC_PSSI_GSYNC</name>
          </field>
        </fields>
        <name>PSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>ADC Sample Averaging Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Hardware Averaging Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No hardware oversampling</description>
                <name>ADC_SAC_AVG_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2x hardware oversampling</description>
                <name>ADC_SAC_AVG_2X</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4x hardware oversampling</description>
                <name>ADC_SAC_AVG_4X</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8x hardware oversampling</description>
                <name>ADC_SAC_AVG_8X</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16x hardware oversampling</description>
                <name>ADC_SAC_AVG_16X</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32x hardware oversampling</description>
                <name>ADC_SAC_AVG_32X</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64x hardware oversampling</description>
                <name>ADC_SAC_AVG_64X</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_SAC_AVG</name>
          </field>
        </fields>
        <name>SAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>ADC Digital Comparator Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT7</name>
          </field>
        </fields>
        <name>DCISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>ADC Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Voltage Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VDDA and GNDA are the voltage references</description>
                <name>ADC_CTL_VREF_INTERNAL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The external VREFA+ and VREFA- inputs are the voltage references</description>
                <name>ADC_CTL_VREF_EXT_3V</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_CTL_VREF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dither Mode Enable</description>
            <name>ADC_CTL_DITHER</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX0_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX0_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX0_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>5th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>6th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>7th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>8th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX7</name>
          </field>
        </fields>
        <name>SSMUX0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>ADC Sample Sequence Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS7</name>
          </field>
        </fields>
        <name>SSCTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>ADC Sample Sequence Result FIFO 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO0_DATA</name>
          </field>
        </fields>
        <name>SSFIFO0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>ADC Sample Sequence FIFO 0 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT0_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT0_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT0_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT0_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>ADC Sample Sequence 0 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S3DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 4 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S4DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 5 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S5DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 6 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S6DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 7 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S7DCOP</name>
          </field>
        </fields>
        <name>SSOP0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>ADC Sample Sequence 0 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC0_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC0_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC0_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC0_S3DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 4 Digital Comparator Select</description>
            <name>ADC_SSDC0_S4DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 5 Digital Comparator Select</description>
            <name>ADC_SSDC0_S5DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 6 Digital Comparator Select</description>
            <name>ADC_SSDC0_S6DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 7 Digital Comparator Select</description>
            <name>ADC_SSDC0_S7DCSEL</name>
          </field>
        </fields>
        <name>SSDC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX7</name>
          </field>
        </fields>
        <name>SSEMUX0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>ADC Sample Sequence 0 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>5th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>6th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>7th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>8th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH7</name>
          </field>
        </fields>
        <name>SSTSH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX1_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX1_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX1_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX1_MUX3</name>
          </field>
        </fields>
        <name>SSMUX1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>ADC Sample Sequence Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS3</name>
          </field>
        </fields>
        <name>SSCTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>ADC Sample Sequence Result FIFO 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO1_DATA</name>
          </field>
        </fields>
        <name>SSFIFO1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>ADC Sample Sequence FIFO 1 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT1_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT1_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT1_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT1_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>ADC Sample Sequence 1 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S3DCOP</name>
          </field>
        </fields>
        <name>SSOP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>ADC Sample Sequence 1 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC1_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC1_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC1_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC1_S3DCSEL</name>
          </field>
        </fields>
        <name>SSDC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX3</name>
          </field>
        </fields>
        <name>SSEMUX1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>ADC Sample Sequence 1 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH3</name>
          </field>
        </fields>
        <name>SSTSH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX2_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX2_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX2_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX2_MUX3</name>
          </field>
        </fields>
        <name>SSMUX2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>ADC Sample Sequence Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS3</name>
          </field>
        </fields>
        <name>SSCTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>ADC Sample Sequence Result FIFO 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO2_DATA</name>
          </field>
        </fields>
        <name>SSFIFO2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>ADC Sample Sequence FIFO 2 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT2_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT2_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT2_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT2_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>ADC Sample Sequence 2 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S3DCOP</name>
          </field>
        </fields>
        <name>SSOP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>ADC Sample Sequence 2 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC2_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC2_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC2_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC2_S3DCSEL</name>
          </field>
        </fields>
        <name>SSDC2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX3</name>
          </field>
        </fields>
        <name>SSEMUX2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>ADC Sample Sequence 2 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH3</name>
          </field>
        </fields>
        <name>SSTSH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX3_MUX0</name>
          </field>
        </fields>
        <name>SSMUX3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>ADC Sample Sequence Control 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Differential Input Select</description>
            <name>ADC_SSCTL3_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Sequence</description>
            <name>ADC_SSCTL3_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Interrupt Enable</description>
            <name>ADC_SSCTL3_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL3_TS0</name>
          </field>
        </fields>
        <name>SSCTL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>ADC Sample Sequence Result FIFO 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO3_DATA</name>
          </field>
        </fields>
        <name>SSFIFO3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>ADC Sample Sequence FIFO 3 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT3_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT3_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT3_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT3_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>ADC Sample Sequence 3 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP3_S0DCOP</name>
          </field>
        </fields>
        <name>SSOP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>ADC Sample Sequence 3 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC3_S0DCSEL</name>
          </field>
        </fields>
        <name>SSDC3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX3_EMUX0</name>
          </field>
        </fields>
        <name>SSEMUX3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>ADC Sample Sequence 3 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH3_TSH0</name>
          </field>
        </fields>
        <name>SSTSH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xD00</addressOffset>
        <description>ADC Digital Comparator Reset Initial Conditions</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 0</description>
            <name>ADC_DCRIC_DCINT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 1</description>
            <name>ADC_DCRIC_DCINT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 2</description>
            <name>ADC_DCRIC_DCINT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 3</description>
            <name>ADC_DCRIC_DCINT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 4</description>
            <name>ADC_DCRIC_DCINT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 5</description>
            <name>ADC_DCRIC_DCINT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 6</description>
            <name>ADC_DCRIC_DCINT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 7</description>
            <name>ADC_DCRIC_DCINT7</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 0</description>
            <name>ADC_DCRIC_DCTRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 1</description>
            <name>ADC_DCRIC_DCTRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 2</description>
            <name>ADC_DCRIC_DCTRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 3</description>
            <name>ADC_DCRIC_DCTRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 4</description>
            <name>ADC_DCRIC_DCTRIG4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 5</description>
            <name>ADC_DCRIC_DCTRIG5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 6</description>
            <name>ADC_DCRIC_DCTRIG6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 7</description>
            <name>ADC_DCRIC_DCTRIG7</name>
          </field>
        </fields>
        <name>DCRIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE00</addressOffset>
        <description>ADC Digital Comparator Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL0_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL0_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL0_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL0_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL0_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL0_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL0_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL0_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL0_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL0_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL0_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL0_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL0_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL0_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL0_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL0_CTE</name>
          </field>
        </fields>
        <name>DCCTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE04</addressOffset>
        <description>ADC Digital Comparator Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL1_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL1_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL1_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL1_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL1_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL1_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL1_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL1_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL1_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL1_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL1_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL1_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL1_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL1_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL1_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL1_CTE</name>
          </field>
        </fields>
        <name>DCCTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE08</addressOffset>
        <description>ADC Digital Comparator Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL2_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL2_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL2_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL2_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL2_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL2_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL2_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL2_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL2_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL2_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL2_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL2_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL2_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL2_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL2_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL2_CTE</name>
          </field>
        </fields>
        <name>DCCTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE0C</addressOffset>
        <description>ADC Digital Comparator Control 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL3_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL3_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL3_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL3_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL3_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL3_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL3_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL3_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL3_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL3_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL3_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL3_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL3_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL3_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL3_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL3_CTE</name>
          </field>
        </fields>
        <name>DCCTL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE10</addressOffset>
        <description>ADC Digital Comparator Control 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL4_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL4_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL4_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL4_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL4_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL4_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL4_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL4_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL4_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL4_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL4_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL4_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL4_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL4_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL4_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL4_CTE</name>
          </field>
        </fields>
        <name>DCCTL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE14</addressOffset>
        <description>ADC Digital Comparator Control 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL5_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL5_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL5_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL5_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL5_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL5_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL5_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL5_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL5_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL5_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL5_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL5_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL5_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL5_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL5_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL5_CTE</name>
          </field>
        </fields>
        <name>DCCTL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE18</addressOffset>
        <description>ADC Digital Comparator Control 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL6_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL6_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL6_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL6_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL6_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL6_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL6_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL6_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL6_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL6_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL6_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL6_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL6_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL6_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL6_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL6_CTE</name>
          </field>
        </fields>
        <name>DCCTL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE1C</addressOffset>
        <description>ADC Digital Comparator Control 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL7_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL7_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL7_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL7_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL7_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL7_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL7_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL7_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL7_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL7_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL7_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL7_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL7_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL7_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL7_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL7_CTE</name>
          </field>
        </fields>
        <name>DCCTL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE40</addressOffset>
        <description>ADC Digital Comparator Range 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP0_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP0_COMP1</name>
          </field>
        </fields>
        <name>DCCMP0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE44</addressOffset>
        <description>ADC Digital Comparator Range 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP1_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP1_COMP1</name>
          </field>
        </fields>
        <name>DCCMP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE48</addressOffset>
        <description>ADC Digital Comparator Range 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP2_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP2_COMP1</name>
          </field>
        </fields>
        <name>DCCMP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE4C</addressOffset>
        <description>ADC Digital Comparator Range 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP3_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP3_COMP1</name>
          </field>
        </fields>
        <name>DCCMP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE50</addressOffset>
        <description>ADC Digital Comparator Range 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP4_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP4_COMP1</name>
          </field>
        </fields>
        <name>DCCMP4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE54</addressOffset>
        <description>ADC Digital Comparator Range 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP5_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP5_COMP1</name>
          </field>
        </fields>
        <name>DCCMP5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE58</addressOffset>
        <description>ADC Digital Comparator Range 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP6_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP6_COMP1</name>
          </field>
        </fields>
        <name>DCCMP6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE5C</addressOffset>
        <description>ADC Digital Comparator Range 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP7_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP7_COMP1</name>
          </field>
        </fields>
        <name>DCCMP7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>ADC Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Maximum Conversion Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                <name>ADC_PP_MCR_FULL</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PP_MCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC Channel Count</description>
            <name>ADC_PP_CH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Digital Comparator Count</description>
            <name>ADC_PP_DC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ADC Architecture</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SAR</description>
                <name>ADC_PP_TYPE_SAR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PP_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Resolution</description>
            <name>ADC_PP_RSL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Temperature Sensor</description>
            <name>ADC_PP_TS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Application-Programmable Sample-and-Hold Time</description>
            <name>ADC_PP_APSHT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>ADC Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Conversion Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Eighth conversion rate. After a conversion completes, the logic pauses for 112 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quarter conversion rate. After a conversion completes, the logic pauses for 48 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Half conversion rate. After a conversion completes, the logic pauses for 16 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_2</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                <name>ADC_PC_MCR_FULL</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PC_MCR</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>ADC Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PLL VCO divided by CLKDIV</description>
                <name>ADC_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>ADC_CC_CS_PIOSC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC</description>
                <name>ADC_CC_CS_MOSC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_CC_CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PLL VCO Clock Divisor</description>
            <name>ADC_CC_CLKDIV</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40039000</baseAddress>
    <derivedFrom>ADC0</derivedFrom>
    <description>Register map for ADC0 peripheral</description>
    <groupName>ADC</groupName>
    <interrupts>
      <interrupt>
        <name>ADC1SS0</name>
        <value>0x2E</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC1SS1</name>
        <value>0x2F</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC1SS2</name>
        <value>0x30</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>ADC1SS3</name>
        <value>0x31</value>
      </interrupt>
    </interrupts>
    <name>ADC1</name>
    <prependToName>ADC1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>ADC Active Sample Sequencer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS0 Enable</description>
            <name>ADC_ACTSS_ASEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 Enable</description>
            <name>ADC_ACTSS_ASEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS2 Enable</description>
            <name>ADC_ACTSS_ASEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS3 Enable</description>
            <name>ADC_ACTSS_ASEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 DMA Enable</description>
            <name>ADC_ACTSS_ADEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS1 DMA Enable</description>
            <name>ADC_ACTSS_ADEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS2 DMA Enable</description>
            <name>ADC_ACTSS_ADEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC SS3 DMA Enable</description>
            <name>ADC_ACTSS_ADEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Busy</description>
            <name>ADC_ACTSS_BUSY</name>
          </field>
        </fields>
        <name>ACTSS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>ADC Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Raw Interrupt Status</description>
            <name>ADC_RIS_INR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Raw Interrupt Status</description>
            <name>ADC_RIS_INR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Raw Interrupt Status</description>
            <name>ADC_RIS_INR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Raw Interrupt Status</description>
            <name>ADC_RIS_INR3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Raw Interrupt Status</description>
            <name>ADC_RIS_DMAINR3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Raw Interrupt Status</description>
            <name>ADC_RIS_INRDC</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>ADC Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Interrupt Mask</description>
            <name>ADC_IM_MASK0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Interrupt Mask</description>
            <name>ADC_IM_MASK1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Interrupt Mask</description>
            <name>ADC_IM_MASK2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Interrupt Mask</description>
            <name>ADC_IM_MASK3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Interrupt Mask</description>
            <name>ADC_IM_DMAMASK3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS0</description>
            <name>ADC_IM_DCONSS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS1</description>
            <name>ADC_IM_DCONSS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS2</description>
            <name>ADC_IM_DCONSS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt on SS3</description>
            <name>ADC_IM_DCONSS3</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>ADC Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Interrupt Status and Clear</description>
            <name>ADC_ISC_IN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 DMA Interrupt Status and Clear</description>
            <name>ADC_ISC_DMAIN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS0</description>
            <name>ADC_ISC_DCINSS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS1</description>
            <name>ADC_ISC_DCINSS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS2</description>
            <name>ADC_ISC_DCINSS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt Status on SS3</description>
            <name>ADC_ISC_DCINSS3</name>
          </field>
        </fields>
        <name>ISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>ADC Overflow Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 FIFO Overflow</description>
            <name>ADC_OSTAT_OV0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 FIFO Overflow</description>
            <name>ADC_OSTAT_OV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 FIFO Overflow</description>
            <name>ADC_OSTAT_OV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 FIFO Overflow</description>
            <name>ADC_OSTAT_OV3</name>
          </field>
        </fields>
        <name>OSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>ADC Event Multiplexer Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS0 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM0_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM0_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM0_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM0_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM0_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM0_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM0_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM0_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM0_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM0_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM0_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM0_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS1 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM1_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM1_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM1_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM1_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM1_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM1_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM1_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM1_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM1_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM1_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM1_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM1_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS2 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM2_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM2_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM2_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM2_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM2_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM2_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM2_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM2_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM2_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM2_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM2_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM2_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>SS3 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Processor (default)</description>
                <name>ADC_EMUX_EM3_PROCESSOR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 0</description>
                <name>ADC_EMUX_EM3_COMP0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 1</description>
                <name>ADC_EMUX_EM3_COMP1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator 2</description>
                <name>ADC_EMUX_EM3_COMP2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External (GPIO Pins)</description>
                <name>ADC_EMUX_EM3_EXTERNAL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer</description>
                <name>ADC_EMUX_EM3_TIMER</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 0</description>
                <name>ADC_EMUX_EM3_PWM0</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 1</description>
                <name>ADC_EMUX_EM3_PWM1</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 2</description>
                <name>ADC_EMUX_EM3_PWM2</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PWM generator 3</description>
                <name>ADC_EMUX_EM3_PWM3</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Never Trigger</description>
                <name>ADC_EMUX_EM3_NEVER</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always (continuously sample)</description>
                <name>ADC_EMUX_EM3_ALWAYS</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EMUX_EM3</name>
          </field>
        </fields>
        <name>EMUX</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>ADC Underflow Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 FIFO Underflow</description>
            <name>ADC_USTAT_UV0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 FIFO Underflow</description>
            <name>ADC_USTAT_UV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 FIFO Underflow</description>
            <name>ADC_USTAT_UV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 FIFO Underflow</description>
            <name>ADC_USTAT_UV3</name>
          </field>
        </fields>
        <name>USTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>ADC Trigger Source Select</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 0 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 0 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS0_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 1 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 1 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS1_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 2 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 2 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS2_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Generator 3 PWM Module Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use Generator 3 (and its trigger) in PWM module 0</description>
                <name>ADC_TSSEL_PS3_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_TSSEL_PS3</name>
          </field>
        </fields>
        <name>TSSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>ADC Sample Sequencer Priority</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS0 Priority</description>
            <name>ADC_SSPRI_SS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS1 Priority</description>
            <name>ADC_SSPRI_SS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS2 Priority</description>
            <name>ADC_SSPRI_SS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SS3 Priority</description>
            <name>ADC_SSPRI_SS3</name>
          </field>
        </fields>
        <name>SSPRI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>ADC Sample Phase Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Phase Difference</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 0.0</description>
                <name>ADC_SPC_PHASE_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 22.5</description>
                <name>ADC_SPC_PHASE_22_5</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 45.0</description>
                <name>ADC_SPC_PHASE_45</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 67.5</description>
                <name>ADC_SPC_PHASE_67_5</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 90.0</description>
                <name>ADC_SPC_PHASE_90</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 112.5</description>
                <name>ADC_SPC_PHASE_112_5</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 135.0</description>
                <name>ADC_SPC_PHASE_135</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 157.5</description>
                <name>ADC_SPC_PHASE_157_5</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 180.0</description>
                <name>ADC_SPC_PHASE_180</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 202.5</description>
                <name>ADC_SPC_PHASE_202_5</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 225.0</description>
                <name>ADC_SPC_PHASE_225</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 247.5</description>
                <name>ADC_SPC_PHASE_247_5</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 270.0</description>
                <name>ADC_SPC_PHASE_270</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 292.5</description>
                <name>ADC_SPC_PHASE_292_5</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 315.0</description>
                <name>ADC_SPC_PHASE_315</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC sample lags by 337.5</description>
                <name>ADC_SPC_PHASE_337_5</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_SPC_PHASE</name>
          </field>
        </fields>
        <name>SPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>ADC Processor Sample Sequence Initiate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS0 Initiate</description>
            <name>ADC_PSSI_SS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS1 Initiate</description>
            <name>ADC_PSSI_SS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS2 Initiate</description>
            <name>ADC_PSSI_SS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SS3 Initiate</description>
            <name>ADC_PSSI_SS3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Wait</description>
            <name>ADC_PSSI_SYNCWAIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Synchronize</description>
            <name>ADC_PSSI_GSYNC</name>
          </field>
        </fields>
        <name>PSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>ADC Sample Averaging Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Hardware Averaging Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No hardware oversampling</description>
                <name>ADC_SAC_AVG_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2x hardware oversampling</description>
                <name>ADC_SAC_AVG_2X</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4x hardware oversampling</description>
                <name>ADC_SAC_AVG_4X</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8x hardware oversampling</description>
                <name>ADC_SAC_AVG_8X</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16x hardware oversampling</description>
                <name>ADC_SAC_AVG_16X</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32x hardware oversampling</description>
                <name>ADC_SAC_AVG_32X</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64x hardware oversampling</description>
                <name>ADC_SAC_AVG_64X</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_SAC_AVG</name>
          </field>
        </fields>
        <name>SAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>ADC Digital Comparator Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 0 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 1 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 2 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 3 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 4 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 5 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 6 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator 7 Interrupt Status and Clear</description>
            <name>ADC_DCISC_DCINT7</name>
          </field>
        </fields>
        <name>DCISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>ADC Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Voltage Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VDDA and GNDA are the voltage references</description>
                <name>ADC_CTL_VREF_INTERNAL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The external VREFA+ and VREFA- inputs are the voltage references</description>
                <name>ADC_CTL_VREF_EXT_3V</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_CTL_VREF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dither Mode Enable</description>
            <name>ADC_CTL_DITHER</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX0_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX0_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX0_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>5th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>6th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>7th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>8th Sample Input Select</description>
            <name>ADC_SSMUX0_MUX7</name>
          </field>
        </fields>
        <name>SSMUX0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>ADC Sample Sequence Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Differential Input Select</description>
            <name>ADC_SSCTL0_D7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample is End of Sequence</description>
            <name>ADC_SSCTL0_END7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Interrupt Enable</description>
            <name>ADC_SSCTL0_IE7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL0_TS7</name>
          </field>
        </fields>
        <name>SSCTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>ADC Sample Sequence Result FIFO 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO0_DATA</name>
          </field>
        </fields>
        <name>SSFIFO0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>ADC Sample Sequence FIFO 0 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT0_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT0_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT0_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT0_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>ADC Sample Sequence 0 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S3DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 4 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S4DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 5 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S5DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 6 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S6DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 7 Digital Comparator Operation</description>
            <name>ADC_SSOP0_S7DCOP</name>
          </field>
        </fields>
        <name>SSOP0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>ADC Sample Sequence 0 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC0_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC0_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC0_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC0_S3DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 4 Digital Comparator Select</description>
            <name>ADC_SSDC0_S4DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 5 Digital Comparator Select</description>
            <name>ADC_SSDC0_S5DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 6 Digital Comparator Select</description>
            <name>ADC_SSDC0_S6DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 7 Digital Comparator Select</description>
            <name>ADC_SSDC0_S7DCSEL</name>
          </field>
        </fields>
        <name>SSDC0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>5th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>6th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>7th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX0_EMUX7</name>
          </field>
        </fields>
        <name>SSEMUX0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>ADC Sample Sequence 0 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>5th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>6th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>7th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>8th Sample and Hold Period Select</description>
            <name>ADC_SSTSH0_TSH7</name>
          </field>
        </fields>
        <name>SSTSH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX1_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX1_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX1_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX1_MUX3</name>
          </field>
        </fields>
        <name>SSMUX1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>ADC Sample Sequence Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL1_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL1_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL1_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL1_TS3</name>
          </field>
        </fields>
        <name>SSCTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>ADC Sample Sequence Result FIFO 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO1_DATA</name>
          </field>
        </fields>
        <name>SSFIFO1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>ADC Sample Sequence FIFO 1 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT1_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT1_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT1_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT1_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>ADC Sample Sequence 1 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP1_S3DCOP</name>
          </field>
        </fields>
        <name>SSOP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>ADC Sample Sequence 1 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC1_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC1_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC1_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC1_S3DCSEL</name>
          </field>
        </fields>
        <name>SSDC1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX1_EMUX3</name>
          </field>
        </fields>
        <name>SSEMUX1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>ADC Sample Sequence 1 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH1_TSH3</name>
          </field>
        </fields>
        <name>SSTSH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX2_MUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample Input Select</description>
            <name>ADC_SSMUX2_MUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample Input Select</description>
            <name>ADC_SSMUX2_MUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample Input Select</description>
            <name>ADC_SSMUX2_MUX3</name>
          </field>
        </fields>
        <name>SSMUX2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>ADC Sample Sequence Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2nd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Differential Input Select</description>
            <name>ADC_SSCTL2_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample is End of Sequence</description>
            <name>ADC_SSCTL2_END3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Interrupt Enable</description>
            <name>ADC_SSCTL2_IE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Temp Sensor Select</description>
            <name>ADC_SSCTL2_TS3</name>
          </field>
        </fields>
        <name>SSCTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>ADC Sample Sequence Result FIFO 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO2_DATA</name>
          </field>
        </fields>
        <name>SSFIFO2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>ADC Sample Sequence FIFO 2 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT2_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT2_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT2_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT2_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>ADC Sample Sequence 2 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S0DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 1 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S1DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 2 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S2DCOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 3 Digital Comparator Operation</description>
            <name>ADC_SSOP2_S3DCOP</name>
          </field>
        </fields>
        <name>SSOP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>ADC Sample Sequence 2 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC2_S0DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 1 Digital Comparator Select</description>
            <name>ADC_SSDC2_S1DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 2 Digital Comparator Select</description>
            <name>ADC_SSDC2_S2DCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 3 Digital Comparator Select</description>
            <name>ADC_SSDC2_S3DCSEL</name>
          </field>
        </fields>
        <name>SSDC2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>3rd Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>4th Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX2_EMUX3</name>
          </field>
        </fields>
        <name>SSEMUX2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>ADC Sample Sequence 2 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>2nd Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>3rd Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>4th Sample and Hold Period Select</description>
            <name>ADC_SSTSH2_TSH3</name>
          </field>
        </fields>
        <name>SSTSH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>ADC Sample Sequence Input Multiplexer Select 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample Input Select</description>
            <name>ADC_SSMUX3_MUX0</name>
          </field>
        </fields>
        <name>SSMUX3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>ADC Sample Sequence Control 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Differential Input Select</description>
            <name>ADC_SSCTL3_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Sequence</description>
            <name>ADC_SSCTL3_END0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Interrupt Enable</description>
            <name>ADC_SSCTL3_IE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Temp Sensor Select</description>
            <name>ADC_SSCTL3_TS0</name>
          </field>
        </fields>
        <name>SSCTL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>ADC Sample Sequence Result FIFO 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Conversion Result Data</description>
            <name>ADC_SSFIFO3_DATA</name>
          </field>
        </fields>
        <name>SSFIFO3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>ADC Sample Sequence FIFO 3 Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Tail Pointer</description>
            <name>ADC_SSFSTAT3_TPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Head Pointer</description>
            <name>ADC_SSFSTAT3_HPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Empty</description>
            <name>ADC_SSFSTAT3_EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>ADC_SSFSTAT3_FULL</name>
          </field>
        </fields>
        <name>SSFSTAT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>ADC Sample Sequence 3 Operation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample 0 Digital Comparator Operation</description>
            <name>ADC_SSOP3_S0DCOP</name>
          </field>
        </fields>
        <name>SSOP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>ADC Sample Sequence 3 Digital Comparator Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample 0 Digital Comparator Select</description>
            <name>ADC_SSDC3_S0DCSEL</name>
          </field>
        </fields>
        <name>SSDC3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>ADC Sample Sequence Extended Input Multiplexer Select 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1st Sample Input Select (Upper Bit)</description>
            <name>ADC_SSEMUX3_EMUX0</name>
          </field>
        </fields>
        <name>SSEMUX3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>ADC Sample Sequence 3 Sample and Hold Time</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>1st Sample and Hold Period Select</description>
            <name>ADC_SSTSH3_TSH0</name>
          </field>
        </fields>
        <name>SSTSH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xD00</addressOffset>
        <description>ADC Digital Comparator Reset Initial Conditions</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 0</description>
            <name>ADC_DCRIC_DCINT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 1</description>
            <name>ADC_DCRIC_DCINT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 2</description>
            <name>ADC_DCRIC_DCINT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 3</description>
            <name>ADC_DCRIC_DCINT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 4</description>
            <name>ADC_DCRIC_DCINT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 5</description>
            <name>ADC_DCRIC_DCINT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 6</description>
            <name>ADC_DCRIC_DCINT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Interrupt 7</description>
            <name>ADC_DCRIC_DCINT7</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 0</description>
            <name>ADC_DCRIC_DCTRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 1</description>
            <name>ADC_DCRIC_DCTRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 2</description>
            <name>ADC_DCRIC_DCTRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 3</description>
            <name>ADC_DCRIC_DCTRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 4</description>
            <name>ADC_DCRIC_DCTRIG4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 5</description>
            <name>ADC_DCRIC_DCTRIG5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 6</description>
            <name>ADC_DCRIC_DCTRIG6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Digital Comparator Trigger 7</description>
            <name>ADC_DCRIC_DCTRIG7</name>
          </field>
        </fields>
        <name>DCRIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE00</addressOffset>
        <description>ADC Digital Comparator Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL0_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL0_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL0_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL0_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL0_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL0_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL0_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL0_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL0_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL0_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL0_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL0_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL0_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL0_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL0_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL0_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL0_CTE</name>
          </field>
        </fields>
        <name>DCCTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE04</addressOffset>
        <description>ADC Digital Comparator Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL1_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL1_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL1_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL1_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL1_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL1_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL1_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL1_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL1_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL1_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL1_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL1_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL1_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL1_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL1_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL1_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL1_CTE</name>
          </field>
        </fields>
        <name>DCCTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE08</addressOffset>
        <description>ADC Digital Comparator Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL2_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL2_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL2_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL2_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL2_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL2_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL2_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL2_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL2_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL2_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL2_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL2_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL2_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL2_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL2_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL2_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL2_CTE</name>
          </field>
        </fields>
        <name>DCCTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE0C</addressOffset>
        <description>ADC Digital Comparator Control 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL3_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL3_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL3_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL3_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL3_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL3_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL3_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL3_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL3_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL3_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL3_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL3_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL3_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL3_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL3_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL3_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL3_CTE</name>
          </field>
        </fields>
        <name>DCCTL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE10</addressOffset>
        <description>ADC Digital Comparator Control 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL4_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL4_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL4_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL4_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL4_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL4_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL4_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL4_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL4_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL4_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL4_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL4_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL4_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL4_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL4_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL4_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL4_CTE</name>
          </field>
        </fields>
        <name>DCCTL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE14</addressOffset>
        <description>ADC Digital Comparator Control 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL5_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL5_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL5_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL5_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL5_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL5_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL5_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL5_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL5_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL5_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL5_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL5_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL5_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL5_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL5_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL5_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL5_CTE</name>
          </field>
        </fields>
        <name>DCCTL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE18</addressOffset>
        <description>ADC Digital Comparator Control 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL6_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL6_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL6_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL6_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL6_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL6_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL6_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL6_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL6_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL6_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL6_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL6_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL6_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL6_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL6_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL6_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL6_CTE</name>
          </field>
        </fields>
        <name>DCCTL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE1C</addressOffset>
        <description>ADC Digital Comparator Control 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL7_CIM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL7_CIM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL7_CIM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL7_CIM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Interrupt Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL7_CIC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL7_CIC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL7_CIC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Interrupt Enable</description>
            <name>ADC_DCCTL7_CIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Always</description>
                <name>ADC_DCCTL7_CTM_ALWAYS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once</description>
                <name>ADC_DCCTL7_CTM_ONCE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Always</description>
                <name>ADC_DCCTL7_CTM_HALWAYS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hysteresis Once</description>
                <name>ADC_DCCTL7_CTM_HONCE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparison Trigger Condition</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Band</description>
                <name>ADC_DCCTL7_CTC_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid Band</description>
                <name>ADC_DCCTL7_CTC_MID</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Band</description>
                <name>ADC_DCCTL7_CTC_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DCCTL7_CTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparison Trigger Enable</description>
            <name>ADC_DCCTL7_CTE</name>
          </field>
        </fields>
        <name>DCCTL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE40</addressOffset>
        <description>ADC Digital Comparator Range 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP0_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP0_COMP1</name>
          </field>
        </fields>
        <name>DCCMP0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE44</addressOffset>
        <description>ADC Digital Comparator Range 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP1_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP1_COMP1</name>
          </field>
        </fields>
        <name>DCCMP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE48</addressOffset>
        <description>ADC Digital Comparator Range 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP2_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP2_COMP1</name>
          </field>
        </fields>
        <name>DCCMP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE4C</addressOffset>
        <description>ADC Digital Comparator Range 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP3_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP3_COMP1</name>
          </field>
        </fields>
        <name>DCCMP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE50</addressOffset>
        <description>ADC Digital Comparator Range 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP4_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP4_COMP1</name>
          </field>
        </fields>
        <name>DCCMP4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE54</addressOffset>
        <description>ADC Digital Comparator Range 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP5_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP5_COMP1</name>
          </field>
        </fields>
        <name>DCCMP5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE58</addressOffset>
        <description>ADC Digital Comparator Range 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP6_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP6_COMP1</name>
          </field>
        </fields>
        <name>DCCMP6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE5C</addressOffset>
        <description>ADC Digital Comparator Range 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 0</description>
            <name>ADC_DCCMP7_COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Compare 1</description>
            <name>ADC_DCCMP7_COMP1</name>
          </field>
        </fields>
        <name>DCCMP7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>ADC Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Maximum Conversion Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                <name>ADC_PP_MCR_FULL</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PP_MCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ADC Channel Count</description>
            <name>ADC_PP_CH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Digital Comparator Count</description>
            <name>ADC_PP_DC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ADC Architecture</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SAR</description>
                <name>ADC_PP_TYPE_SAR</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PP_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Resolution</description>
            <name>ADC_PP_RSL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Temperature Sensor</description>
            <name>ADC_PP_TS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Application-Programmable Sample-and-Hold Time</description>
            <name>ADC_PP_APSHT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>ADC Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Conversion Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Eighth conversion rate. After a conversion completes, the logic pauses for 112 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_8</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quarter conversion rate. After a conversion completes, the logic pauses for 48 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Half conversion rate. After a conversion completes, the logic pauses for 16 TADC periods before starting the next conversion</description>
                <name>ADC_PC_MCR_1_2</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full conversion rate (FCONV) as defined by TADC and NSH</description>
                <name>ADC_PC_MCR_FULL</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_PC_MCR</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>ADC Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PLL VCO divided by CLKDIV</description>
                <name>ADC_CC_CS_SYSPLL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>ADC_CC_CS_PIOSC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC</description>
                <name>ADC_CC_CS_MOSC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_CC_CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PLL VCO Clock Divisor</description>
            <name>ADC_CC_CLKDIV</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003C000</baseAddress>
    <description>Register map for COMP peripheral</description>
    <groupName>COMP</groupName>
    <interrupts>
      <interrupt>
        <name>COMP0</name>
        <value>0x19</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>COMP1</name>
        <value>0x1A</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>COMP2</name>
        <value>0x1B</value>
      </interrupt>
    </interrupts>
    <name>COMP</name>
    <prependToName>COMP</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Analog Comparator Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 0 Masked Interrupt Status</description>
            <name>COMP_ACMIS_IN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 1 Masked Interrupt Status</description>
            <name>COMP_ACMIS_IN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 2 Masked Interrupt Status</description>
            <name>COMP_ACMIS_IN2</name>
          </field>
        </fields>
        <name>ACMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Analog Comparator Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 0 Interrupt Status</description>
            <name>COMP_ACRIS_IN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 1 Interrupt Status</description>
            <name>COMP_ACRIS_IN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 2 Interrupt Status</description>
            <name>COMP_ACRIS_IN2</name>
          </field>
        </fields>
        <name>ACRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Analog Comparator Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 0 Interrupt Enable</description>
            <name>COMP_ACINTEN_IN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 1 Interrupt Enable</description>
            <name>COMP_ACINTEN_IN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 2 Interrupt Enable</description>
            <name>COMP_ACINTEN_IN2</name>
          </field>
        </fields>
        <name>ACINTEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Analog Comparator Reference Voltage Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Resistor Ladder Voltage Ref</description>
            <name>COMP_ACREFCTL_VREF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Resistor Ladder Range</description>
            <name>COMP_ACREFCTL_RNG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Resistor Ladder Enable</description>
            <name>COMP_ACREFCTL_EN</name>
          </field>
        </fields>
        <name>ACREFCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Analog Comparator Status 0</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Value</description>
            <name>COMP_ACSTAT0_OVAL</name>
          </field>
        </fields>
        <name>ACSTAT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Analog Comparator Control 0</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Invert</description>
            <name>COMP_ACCTL0_CINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Interrupt Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see ISLVAL</description>
                <name>COMP_ACCTL0_ISEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL0_ISEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL0_ISEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL0_ISEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL0_ISEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Sense Level Value</description>
            <name>COMP_ACCTL0_ISLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Trigger Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see TSLVAL</description>
                <name>COMP_ACCTL0_TSEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL0_TSEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL0_TSEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL0_TSEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL0_TSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Sense Level Value</description>
            <name>COMP_ACCTL0_TSLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Analog Source Positive</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of Cn+</description>
                <name>COMP_ACCTL0_ASRCP_PIN</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of C0+</description>
                <name>COMP_ACCTL0_ASRCP_PIN0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal voltage reference</description>
                <name>COMP_ACCTL0_ASRCP_REF</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL0_ASRCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Output Enable</description>
            <name>COMP_ACCTL0_TOEN</name>
          </field>
        </fields>
        <name>ACCTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Analog Comparator Status 1</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Value</description>
            <name>COMP_ACSTAT1_OVAL</name>
          </field>
        </fields>
        <name>ACSTAT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Analog Comparator Control 1</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Invert</description>
            <name>COMP_ACCTL1_CINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Interrupt Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see ISLVAL</description>
                <name>COMP_ACCTL1_ISEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL1_ISEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL1_ISEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL1_ISEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL1_ISEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Sense Level Value</description>
            <name>COMP_ACCTL1_ISLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Trigger Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see TSLVAL</description>
                <name>COMP_ACCTL1_TSEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL1_TSEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL1_TSEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL1_TSEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL1_TSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Sense Level Value</description>
            <name>COMP_ACCTL1_TSLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Analog Source Positive</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of Cn+</description>
                <name>COMP_ACCTL1_ASRCP_PIN</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of C0+</description>
                <name>COMP_ACCTL1_ASRCP_PIN0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal voltage reference</description>
                <name>COMP_ACCTL1_ASRCP_REF</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL1_ASRCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Output Enable</description>
            <name>COMP_ACCTL1_TOEN</name>
          </field>
        </fields>
        <name>ACCTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Analog Comparator Status 2</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Value</description>
            <name>COMP_ACSTAT2_OVAL</name>
          </field>
        </fields>
        <name>ACSTAT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Analog Comparator Control 2</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Invert</description>
            <name>COMP_ACCTL2_CINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Interrupt Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see ISLVAL</description>
                <name>COMP_ACCTL2_ISEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL2_ISEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL2_ISEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL2_ISEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL2_ISEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Sense Level Value</description>
            <name>COMP_ACCTL2_ISLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Trigger Sense</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level sense, see TSLVAL</description>
                <name>COMP_ACCTL2_TSEN_LEVEL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling edge</description>
                <name>COMP_ACCTL2_TSEN_FALL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising edge</description>
                <name>COMP_ACCTL2_TSEN_RISE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Either edge</description>
                <name>COMP_ACCTL2_TSEN_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL2_TSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Sense Level Value</description>
            <name>COMP_ACCTL2_TSLVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Analog Source Positive</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of Cn+</description>
                <name>COMP_ACCTL2_ASRCP_PIN</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin value of C0+</description>
                <name>COMP_ACCTL2_ASRCP_PIN0</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal voltage reference</description>
                <name>COMP_ACCTL2_ASRCP_REF</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP_ACCTL2_ASRCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Output Enable</description>
            <name>COMP_ACCTL2_TOEN</name>
          </field>
        </fields>
        <name>ACCTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>Analog Comparator Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 0 Present</description>
            <name>COMP_PP_CMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 1 Present</description>
            <name>COMP_PP_CMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator 2 Present</description>
            <name>COMP_PP_CMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output 0 Present</description>
            <name>COMP_PP_C0O</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output 1 Present</description>
            <name>COMP_PP_C1O</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output 2 Present</description>
            <name>COMP_PP_C2O</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40040000</baseAddress>
    <description>Register map for CAN0 peripheral</description>
    <groupName>CAN</groupName>
    <interrupts>
      <interrupt>
        <name>CAN0</name>
        <value>0x26</value>
      </interrupt>
    </interrupts>
    <name>CAN0</name>
    <prependToName>CAN0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CAN Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization</description>
            <name>CAN_CTL_INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Interrupt Enable</description>
            <name>CAN_CTL_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status Interrupt Enable</description>
            <name>CAN_CTL_SIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Interrupt Enable</description>
            <name>CAN_CTL_EIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Automatic-Retransmission</description>
            <name>CAN_CTL_DAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Change Enable</description>
            <name>CAN_CTL_CCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Mode Enable</description>
            <name>CAN_CTL_TEST</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>CAN Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Last Error Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Error</description>
                <name>CAN_STS_LEC_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stuff Error</description>
                <name>CAN_STS_LEC_STUFF</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Format Error</description>
                <name>CAN_STS_LEC_FORM</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ACK Error</description>
                <name>CAN_STS_LEC_ACK</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bit 1 Error</description>
                <name>CAN_STS_LEC_BIT1</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bit 0 Error</description>
                <name>CAN_STS_LEC_BIT0</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CRC Error</description>
                <name>CAN_STS_LEC_CRC</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Event</description>
                <name>CAN_STS_LEC_NOEVENT</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAN_STS_LEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitted a Message Successfully</description>
            <name>CAN_STS_TXOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received a Message Successfully</description>
            <name>CAN_STS_RXOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Passive</description>
            <name>CAN_STS_EPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Warning Status</description>
            <name>CAN_STS_EWARN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus-Off Status</description>
            <name>CAN_STS_BOFF</name>
          </field>
        </fields>
        <name>STS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>CAN Error Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Error Counter</description>
            <name>CAN_ERR_TEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Receive Error Counter</description>
            <name>CAN_ERR_REC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received Error Passive</description>
            <name>CAN_ERR_RP</name>
          </field>
        </fields>
        <name>ERR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>CAN Bit Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Baud Rate Prescaler</description>
            <name>CAN_BIT_BRP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>(Re)Synchronization Jump Width</description>
            <name>CAN_BIT_SJW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Time Segment Before Sample Point</description>
            <name>CAN_BIT_TSEG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Time Segment after Sample Point</description>
            <name>CAN_BIT_TSEG2</name>
          </field>
        </fields>
        <name>BIT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>CAN Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Identifier</description>
            <name>CAN_INT_INTID</name>
          </field>
        </fields>
        <name>INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>CAN Test</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Basic Mode</description>
            <name>CAN_TST_BASIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Silent Mode</description>
            <name>CAN_TST_SILENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loopback Mode</description>
            <name>CAN_TST_LBACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Transmit Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CAN Module Control</description>
                <name>CAN_TST_TX_CANCTL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sample Point</description>
                <name>CAN_TST_TX_SAMPLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Driven Low</description>
                <name>CAN_TST_TX_DOMINANT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Driven High</description>
                <name>CAN_TST_TX_RECESSIVE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAN_TST_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Observation</description>
            <name>CAN_TST_RX</name>
          </field>
        </fields>
        <name>TST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>CAN Baud Rate Prescaler Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Prescaler Extension</description>
            <name>CAN_BRPE_BRPE</name>
          </field>
        </fields>
        <name>BRPE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>CAN IF1 Command Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Message Number</description>
            <name>CAN_IF1CRQ_MNUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy Flag</description>
            <name>CAN_IF1CRQ_BUSY</name>
          </field>
        </fields>
        <name>IF1CRQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>CAN IF1 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 4 to 7</description>
            <name>CAN_IF1CMSK_DATAB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 0 to 3</description>
            <name>CAN_IF1CMSK_DATAA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access New Data</description>
            <name>CAN_IF1CMSK_NEWDAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Interrupt Pending Bit</description>
            <name>CAN_IF1CMSK_CLRINTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Control Bits</description>
            <name>CAN_IF1CMSK_CONTROL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Arbitration Bits</description>
            <name>CAN_IF1CMSK_ARB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Mask Bits</description>
            <name>CAN_IF1CMSK_MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write, Not Read</description>
            <name>CAN_IF1CMSK_WRNRD</name>
          </field>
        </fields>
        <name>IF1CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <alternateGroup>CAN0_ALT</alternateGroup>
        <description>CAN IF1 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Transmission Request</description>
            <name>CAN_IF1CMSK_TXRQST</name>
          </field>
        </fields>
        <name>IF1CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>CAN IF1 Mask 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF1MSK1_IDMSK</name>
          </field>
        </fields>
        <name>IF1MSK1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>CAN IF1 Mask 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF1MSK2_IDMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Message Direction</description>
            <name>CAN_IF1MSK2_MDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Extended Identifier</description>
            <name>CAN_IF1MSK2_MXTD</name>
          </field>
        </fields>
        <name>IF1MSK2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>CAN IF1 Arbitration 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF1ARB1_ID</name>
          </field>
        </fields>
        <name>IF1ARB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>CAN IF1 Arbitration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF1ARB2_ID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Direction</description>
            <name>CAN_IF1ARB2_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Identifier</description>
            <name>CAN_IF1ARB2_XTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Valid</description>
            <name>CAN_IF1ARB2_MSGVAL</name>
          </field>
        </fields>
        <name>IF1ARB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>CAN IF1 Message Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Data Length Code</description>
            <name>CAN_IF1MCTL_DLC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Buffer</description>
            <name>CAN_IF1MCTL_EOB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>CAN_IF1MCTL_TXRQST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Remote Enable</description>
            <name>CAN_IF1MCTL_RMTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Enable</description>
            <name>CAN_IF1MCTL_RXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <name>CAN_IF1MCTL_TXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use Acceptance Mask</description>
            <name>CAN_IF1MCTL_UMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Pending</description>
            <name>CAN_IF1MCTL_INTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Lost</description>
            <name>CAN_IF1MCTL_MSGLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New Data</description>
            <name>CAN_IF1MCTL_NEWDAT</name>
          </field>
        </fields>
        <name>IF1MCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>CAN IF1 Data A1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DA1_DATA</name>
          </field>
        </fields>
        <name>IF1DA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>CAN IF1 Data A2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DA2_DATA</name>
          </field>
        </fields>
        <name>IF1DA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>CAN IF1 Data B1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DB1_DATA</name>
          </field>
        </fields>
        <name>IF1DB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>CAN IF1 Data B2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DB2_DATA</name>
          </field>
        </fields>
        <name>IF1DB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>CAN IF2 Command Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Message Number</description>
            <name>CAN_IF2CRQ_MNUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy Flag</description>
            <name>CAN_IF2CRQ_BUSY</name>
          </field>
        </fields>
        <name>IF2CRQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>CAN IF2 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 4 to 7</description>
            <name>CAN_IF2CMSK_DATAB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 0 to 3</description>
            <name>CAN_IF2CMSK_DATAA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access New Data</description>
            <name>CAN_IF2CMSK_NEWDAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Interrupt Pending Bit</description>
            <name>CAN_IF2CMSK_CLRINTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Control Bits</description>
            <name>CAN_IF2CMSK_CONTROL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Arbitration Bits</description>
            <name>CAN_IF2CMSK_ARB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Mask Bits</description>
            <name>CAN_IF2CMSK_MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write, Not Read</description>
            <name>CAN_IF2CMSK_WRNRD</name>
          </field>
        </fields>
        <name>IF2CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <alternateGroup>CAN0_ALT</alternateGroup>
        <description>CAN IF2 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Transmission Request</description>
            <name>CAN_IF2CMSK_TXRQST</name>
          </field>
        </fields>
        <name>IF2CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>CAN IF2 Mask 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF2MSK1_IDMSK</name>
          </field>
        </fields>
        <name>IF2MSK1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>CAN IF2 Mask 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF2MSK2_IDMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Message Direction</description>
            <name>CAN_IF2MSK2_MDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Extended Identifier</description>
            <name>CAN_IF2MSK2_MXTD</name>
          </field>
        </fields>
        <name>IF2MSK2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>CAN IF2 Arbitration 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF2ARB1_ID</name>
          </field>
        </fields>
        <name>IF2ARB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>CAN IF2 Arbitration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF2ARB2_ID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Direction</description>
            <name>CAN_IF2ARB2_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Identifier</description>
            <name>CAN_IF2ARB2_XTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Valid</description>
            <name>CAN_IF2ARB2_MSGVAL</name>
          </field>
        </fields>
        <name>IF2ARB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>CAN IF2 Message Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Data Length Code</description>
            <name>CAN_IF2MCTL_DLC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Buffer</description>
            <name>CAN_IF2MCTL_EOB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>CAN_IF2MCTL_TXRQST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Remote Enable</description>
            <name>CAN_IF2MCTL_RMTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Enable</description>
            <name>CAN_IF2MCTL_RXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <name>CAN_IF2MCTL_TXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use Acceptance Mask</description>
            <name>CAN_IF2MCTL_UMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Pending</description>
            <name>CAN_IF2MCTL_INTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Lost</description>
            <name>CAN_IF2MCTL_MSGLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New Data</description>
            <name>CAN_IF2MCTL_NEWDAT</name>
          </field>
        </fields>
        <name>IF2MCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>CAN IF2 Data A1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DA1_DATA</name>
          </field>
        </fields>
        <name>IF2DA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>CAN IF2 Data A2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DA2_DATA</name>
          </field>
        </fields>
        <name>IF2DA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>CAN IF2 Data B1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DB1_DATA</name>
          </field>
        </fields>
        <name>IF2DB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>CAN IF2 Data B2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DB2_DATA</name>
          </field>
        </fields>
        <name>IF2DB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>CAN Transmission Request 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmission Request Bits</description>
            <name>CAN_TXRQ1_TXRQST</name>
          </field>
        </fields>
        <name>TXRQ1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>CAN Transmission Request 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmission Request Bits</description>
            <name>CAN_TXRQ2_TXRQST</name>
          </field>
        </fields>
        <name>TXRQ2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>CAN New Data 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>New Data Bits</description>
            <name>CAN_NWDA1_NEWDAT</name>
          </field>
        </fields>
        <name>NWDA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>CAN New Data 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>New Data Bits</description>
            <name>CAN_NWDA2_NEWDAT</name>
          </field>
        </fields>
        <name>NWDA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140</addressOffset>
        <description>CAN Message 1 Interrupt Pending</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Pending Bits</description>
            <name>CAN_MSG1INT_INTPND</name>
          </field>
        </fields>
        <name>MSG1INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>CAN Message 2 Interrupt Pending</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Pending Bits</description>
            <name>CAN_MSG2INT_INTPND</name>
          </field>
        </fields>
        <name>MSG2INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>CAN Message 1 Valid</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Valid Bits</description>
            <name>CAN_MSG1VAL_MSGVAL</name>
          </field>
        </fields>
        <name>MSG1VAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>CAN Message 2 Valid</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Valid Bits</description>
            <name>CAN_MSG2VAL_MSGVAL</name>
          </field>
        </fields>
        <name>MSG2VAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40041000</baseAddress>
    <derivedFrom>CAN0</derivedFrom>
    <description>Register map for CAN0 peripheral</description>
    <groupName>CAN</groupName>
    <interrupts>
      <interrupt>
        <name>CAN1</name>
        <value>0x27</value>
      </interrupt>
    </interrupts>
    <name>CAN1</name>
    <prependToName>CAN1</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CAN Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization</description>
            <name>CAN_CTL_INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Interrupt Enable</description>
            <name>CAN_CTL_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status Interrupt Enable</description>
            <name>CAN_CTL_SIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Interrupt Enable</description>
            <name>CAN_CTL_EIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Automatic-Retransmission</description>
            <name>CAN_CTL_DAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Change Enable</description>
            <name>CAN_CTL_CCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Mode Enable</description>
            <name>CAN_CTL_TEST</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>CAN Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Last Error Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Error</description>
                <name>CAN_STS_LEC_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stuff Error</description>
                <name>CAN_STS_LEC_STUFF</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Format Error</description>
                <name>CAN_STS_LEC_FORM</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ACK Error</description>
                <name>CAN_STS_LEC_ACK</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bit 1 Error</description>
                <name>CAN_STS_LEC_BIT1</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bit 0 Error</description>
                <name>CAN_STS_LEC_BIT0</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CRC Error</description>
                <name>CAN_STS_LEC_CRC</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Event</description>
                <name>CAN_STS_LEC_NOEVENT</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAN_STS_LEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitted a Message Successfully</description>
            <name>CAN_STS_TXOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received a Message Successfully</description>
            <name>CAN_STS_RXOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Passive</description>
            <name>CAN_STS_EPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Warning Status</description>
            <name>CAN_STS_EWARN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus-Off Status</description>
            <name>CAN_STS_BOFF</name>
          </field>
        </fields>
        <name>STS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>CAN Error Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Error Counter</description>
            <name>CAN_ERR_TEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Receive Error Counter</description>
            <name>CAN_ERR_REC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received Error Passive</description>
            <name>CAN_ERR_RP</name>
          </field>
        </fields>
        <name>ERR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>CAN Bit Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Baud Rate Prescaler</description>
            <name>CAN_BIT_BRP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>(Re)Synchronization Jump Width</description>
            <name>CAN_BIT_SJW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Time Segment Before Sample Point</description>
            <name>CAN_BIT_TSEG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Time Segment after Sample Point</description>
            <name>CAN_BIT_TSEG2</name>
          </field>
        </fields>
        <name>BIT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>CAN Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Identifier</description>
            <name>CAN_INT_INTID</name>
          </field>
        </fields>
        <name>INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>CAN Test</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Basic Mode</description>
            <name>CAN_TST_BASIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Silent Mode</description>
            <name>CAN_TST_SILENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loopback Mode</description>
            <name>CAN_TST_LBACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Transmit Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CAN Module Control</description>
                <name>CAN_TST_TX_CANCTL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sample Point</description>
                <name>CAN_TST_TX_SAMPLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Driven Low</description>
                <name>CAN_TST_TX_DOMINANT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Driven High</description>
                <name>CAN_TST_TX_RECESSIVE</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAN_TST_TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Observation</description>
            <name>CAN_TST_RX</name>
          </field>
        </fields>
        <name>TST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>CAN Baud Rate Prescaler Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Prescaler Extension</description>
            <name>CAN_BRPE_BRPE</name>
          </field>
        </fields>
        <name>BRPE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>CAN IF1 Command Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Message Number</description>
            <name>CAN_IF1CRQ_MNUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy Flag</description>
            <name>CAN_IF1CRQ_BUSY</name>
          </field>
        </fields>
        <name>IF1CRQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>CAN IF1 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 4 to 7</description>
            <name>CAN_IF1CMSK_DATAB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 0 to 3</description>
            <name>CAN_IF1CMSK_DATAA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access New Data</description>
            <name>CAN_IF1CMSK_NEWDAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Interrupt Pending Bit</description>
            <name>CAN_IF1CMSK_CLRINTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Control Bits</description>
            <name>CAN_IF1CMSK_CONTROL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Arbitration Bits</description>
            <name>CAN_IF1CMSK_ARB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Mask Bits</description>
            <name>CAN_IF1CMSK_MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write, Not Read</description>
            <name>CAN_IF1CMSK_WRNRD</name>
          </field>
        </fields>
        <name>IF1CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <alternateGroup>CAN0_ALT</alternateGroup>
        <description>CAN IF1 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Transmission Request</description>
            <name>CAN_IF1CMSK_TXRQST</name>
          </field>
        </fields>
        <name>IF1CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>CAN IF1 Mask 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF1MSK1_IDMSK</name>
          </field>
        </fields>
        <name>IF1MSK1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>CAN IF1 Mask 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF1MSK2_IDMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Message Direction</description>
            <name>CAN_IF1MSK2_MDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Extended Identifier</description>
            <name>CAN_IF1MSK2_MXTD</name>
          </field>
        </fields>
        <name>IF1MSK2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>CAN IF1 Arbitration 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF1ARB1_ID</name>
          </field>
        </fields>
        <name>IF1ARB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>CAN IF1 Arbitration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF1ARB2_ID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Direction</description>
            <name>CAN_IF1ARB2_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Identifier</description>
            <name>CAN_IF1ARB2_XTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Valid</description>
            <name>CAN_IF1ARB2_MSGVAL</name>
          </field>
        </fields>
        <name>IF1ARB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>CAN IF1 Message Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Data Length Code</description>
            <name>CAN_IF1MCTL_DLC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Buffer</description>
            <name>CAN_IF1MCTL_EOB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>CAN_IF1MCTL_TXRQST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Remote Enable</description>
            <name>CAN_IF1MCTL_RMTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Enable</description>
            <name>CAN_IF1MCTL_RXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <name>CAN_IF1MCTL_TXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use Acceptance Mask</description>
            <name>CAN_IF1MCTL_UMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Pending</description>
            <name>CAN_IF1MCTL_INTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Lost</description>
            <name>CAN_IF1MCTL_MSGLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New Data</description>
            <name>CAN_IF1MCTL_NEWDAT</name>
          </field>
        </fields>
        <name>IF1MCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>CAN IF1 Data A1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DA1_DATA</name>
          </field>
        </fields>
        <name>IF1DA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>CAN IF1 Data A2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DA2_DATA</name>
          </field>
        </fields>
        <name>IF1DA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>CAN IF1 Data B1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DB1_DATA</name>
          </field>
        </fields>
        <name>IF1DB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>CAN IF1 Data B2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF1DB2_DATA</name>
          </field>
        </fields>
        <name>IF1DB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>CAN IF2 Command Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Message Number</description>
            <name>CAN_IF2CRQ_MNUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy Flag</description>
            <name>CAN_IF2CRQ_BUSY</name>
          </field>
        </fields>
        <name>IF2CRQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>CAN IF2 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 4 to 7</description>
            <name>CAN_IF2CMSK_DATAB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Data Byte 0 to 3</description>
            <name>CAN_IF2CMSK_DATAA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access New Data</description>
            <name>CAN_IF2CMSK_NEWDAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Interrupt Pending Bit</description>
            <name>CAN_IF2CMSK_CLRINTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Control Bits</description>
            <name>CAN_IF2CMSK_CONTROL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Arbitration Bits</description>
            <name>CAN_IF2CMSK_ARB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Mask Bits</description>
            <name>CAN_IF2CMSK_MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write, Not Read</description>
            <name>CAN_IF2CMSK_WRNRD</name>
          </field>
        </fields>
        <name>IF2CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <alternateGroup>CAN0_ALT</alternateGroup>
        <description>CAN IF2 Command Mask</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Transmission Request</description>
            <name>CAN_IF2CMSK_TXRQST</name>
          </field>
        </fields>
        <name>IF2CMSK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>CAN IF2 Mask 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF2MSK1_IDMSK</name>
          </field>
        </fields>
        <name>IF2MSK1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>CAN IF2 Mask 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Identifier Mask</description>
            <name>CAN_IF2MSK2_IDMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Message Direction</description>
            <name>CAN_IF2MSK2_MDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask Extended Identifier</description>
            <name>CAN_IF2MSK2_MXTD</name>
          </field>
        </fields>
        <name>IF2MSK2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>CAN IF2 Arbitration 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF2ARB1_ID</name>
          </field>
        </fields>
        <name>IF2ARB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>CAN IF2 Arbitration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Message Identifier</description>
            <name>CAN_IF2ARB2_ID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Direction</description>
            <name>CAN_IF2ARB2_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Identifier</description>
            <name>CAN_IF2ARB2_XTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Valid</description>
            <name>CAN_IF2ARB2_MSGVAL</name>
          </field>
        </fields>
        <name>IF2ARB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>CAN IF2 Message Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Data Length Code</description>
            <name>CAN_IF2MCTL_DLC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Buffer</description>
            <name>CAN_IF2MCTL_EOB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>CAN_IF2MCTL_TXRQST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Remote Enable</description>
            <name>CAN_IF2MCTL_RMTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Enable</description>
            <name>CAN_IF2MCTL_RXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <name>CAN_IF2MCTL_TXIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use Acceptance Mask</description>
            <name>CAN_IF2MCTL_UMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Pending</description>
            <name>CAN_IF2MCTL_INTPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Message Lost</description>
            <name>CAN_IF2MCTL_MSGLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New Data</description>
            <name>CAN_IF2MCTL_NEWDAT</name>
          </field>
        </fields>
        <name>IF2MCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>CAN IF2 Data A1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DA1_DATA</name>
          </field>
        </fields>
        <name>IF2DA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>CAN IF2 Data A2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DA2_DATA</name>
          </field>
        </fields>
        <name>IF2DA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>CAN IF2 Data B1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DB1_DATA</name>
          </field>
        </fields>
        <name>IF2DB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>CAN IF2 Data B2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data</description>
            <name>CAN_IF2DB2_DATA</name>
          </field>
        </fields>
        <name>IF2DB2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>CAN Transmission Request 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmission Request Bits</description>
            <name>CAN_TXRQ1_TXRQST</name>
          </field>
        </fields>
        <name>TXRQ1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>CAN Transmission Request 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmission Request Bits</description>
            <name>CAN_TXRQ2_TXRQST</name>
          </field>
        </fields>
        <name>TXRQ2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>CAN New Data 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>New Data Bits</description>
            <name>CAN_NWDA1_NEWDAT</name>
          </field>
        </fields>
        <name>NWDA1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>CAN New Data 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>New Data Bits</description>
            <name>CAN_NWDA2_NEWDAT</name>
          </field>
        </fields>
        <name>NWDA2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140</addressOffset>
        <description>CAN Message 1 Interrupt Pending</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Pending Bits</description>
            <name>CAN_MSG1INT_INTPND</name>
          </field>
        </fields>
        <name>MSG1INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>CAN Message 2 Interrupt Pending</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Interrupt Pending Bits</description>
            <name>CAN_MSG2INT_INTPND</name>
          </field>
        </fields>
        <name>MSG2INT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>CAN Message 1 Valid</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Valid Bits</description>
            <name>CAN_MSG1VAL_MSGVAL</name>
          </field>
        </fields>
        <name>MSG1VAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>CAN Message 2 Valid</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Message Valid Bits</description>
            <name>CAN_MSG2VAL_MSGVAL</name>
          </field>
        </fields>
        <name>MSG2VAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40050000</baseAddress>
    <description>Register map for USB0 peripheral</description>
    <groupName>USB</groupName>
    <interrupts>
      <interrupt>
        <name>USB0</name>
        <value>0x2A</value>
      </interrupt>
    </interrupts>
    <name>USB0</name>
    <prependToName>USB0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>USB Device Functional Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Function Address</description>
            <name>USB_FADDR</name>
          </field>
        </fields>
        <name>FADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>USB Power</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Down PHY</description>
            <name>USB_POWER_PWRDNPHY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SUSPEND Mode</description>
            <name>USB_POWER_SUSPEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESUME Signaling</description>
            <name>USB_POWER_RESUME</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET Signaling</description>
            <name>USB_POWER_RESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Enable</description>
            <name>USB_POWER_HSMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Speed Enable</description>
            <name>USB_POWER_HSENAB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Soft Connect/Disconnect</description>
            <name>USB_POWER_SOFTCONN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Update</description>
            <name>USB_POWER_ISOUP</name>
          </field>
        </fields>
        <name>POWER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>USB Transmit Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX and RX Endpoint 0 Interrupt</description>
            <name>USB_TXIS_EP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 1 Interrupt</description>
            <name>USB_TXIS_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 2 Interrupt</description>
            <name>USB_TXIS_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 3 Interrupt</description>
            <name>USB_TXIS_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 4 Interrupt</description>
            <name>USB_TXIS_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 5 Interrupt</description>
            <name>USB_TXIS_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 6 Interrupt</description>
            <name>USB_TXIS_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 7 Interrupt</description>
            <name>USB_TXIS_EP7</name>
          </field>
        </fields>
        <name>TXIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>USB Receive Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 1 Interrupt</description>
            <name>USB_RXIS_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 2 Interrupt</description>
            <name>USB_RXIS_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 3 Interrupt</description>
            <name>USB_RXIS_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 4 Interrupt</description>
            <name>USB_RXIS_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 5 Interrupt</description>
            <name>USB_RXIS_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 6 Interrupt</description>
            <name>USB_RXIS_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 7 Interrupt</description>
            <name>USB_RXIS_EP7</name>
          </field>
        </fields>
        <name>RXIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>USB Transmit Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX and RX Endpoint 0 Interrupt Enable</description>
            <name>USB_TXIE_EP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 1 Interrupt Enable</description>
            <name>USB_TXIE_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 2 Interrupt Enable</description>
            <name>USB_TXIE_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 3 Interrupt Enable</description>
            <name>USB_TXIE_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 4 Interrupt Enable</description>
            <name>USB_TXIE_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 5 Interrupt Enable</description>
            <name>USB_TXIE_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 6 Interrupt Enable</description>
            <name>USB_TXIE_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Endpoint 7 Interrupt Enable</description>
            <name>USB_TXIE_EP7</name>
          </field>
        </fields>
        <name>TXIE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>USB Receive Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 1 Interrupt Enable</description>
            <name>USB_RXIE_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 2 Interrupt Enable</description>
            <name>USB_RXIE_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 3 Interrupt Enable</description>
            <name>USB_RXIE_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 4 Interrupt Enable</description>
            <name>USB_RXIE_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 5 Interrupt Enable</description>
            <name>USB_RXIE_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 6 Interrupt Enable</description>
            <name>USB_RXIE_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Endpoint 7 Interrupt Enable</description>
            <name>USB_RXIE_EP7</name>
          </field>
        </fields>
        <name>RXIE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>USB General Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SUSPEND Signaling Detected</description>
            <name>USB_IS_SUSPEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESUME Signaling Detected</description>
            <name>USB_IS_RESUME</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Babble Detected</description>
            <name>USB_IS_BABBLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start of Frame</description>
            <name>USB_IS_SOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Session Connect</description>
            <name>USB_IS_CONN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Session Disconnect (OTG only)</description>
            <name>USB_IS_DISCON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SESSION REQUEST (OTG only)</description>
            <name>USB_IS_SESREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VBUS Error (OTG only)</description>
            <name>USB_IS_VBUSERR</name>
          </field>
        </fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB General Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESET Signaling Detected</description>
            <name>USB_IS_RESET</name>
          </field>
        </fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>USB Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable SUSPEND Interrupt</description>
            <name>USB_IE_SUSPND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable RESUME Interrupt</description>
            <name>USB_IE_RESUME</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Babble Interrupt</description>
            <name>USB_IE_BABBLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Start-of-Frame Interrupt</description>
            <name>USB_IE_SOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Connect Interrupt</description>
            <name>USB_IE_CONN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Disconnect Interrupt</description>
            <name>USB_IE_DISCON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Session Request (OTG only)</description>
            <name>USB_IE_SESREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable VBUS Error Interrupt (OTG only)</description>
            <name>USB_IE_VBUSERR</name>
          </field>
        </fields>
        <name>IE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable RESET Interrupt</description>
            <name>USB_IE_RESET</name>
          </field>
        </fields>
        <name>IE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>USB Frame Value</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Frame Number</description>
            <name>USB_FRAME</name>
          </field>
        </fields>
        <name>FRAME</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>USB Endpoint Index</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint Index</description>
            <name>USB_EPIDX_EPIDX</name>
          </field>
        </fields>
        <name>EPIDX</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF</addressOffset>
        <description>USB Test Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test_SE0_NAK Test Mode Enable</description>
            <name>USB_TEST_TESTSE0NAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test_J Mode Enable</description>
            <name>USB_TEST_TESTJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test_K Mode Enable</description>
            <name>USB_TEST_TESTK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Packet Mode Enable</description>
            <name>USB_TEST_TESTPKT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force High-Speed Mode</description>
            <name>USB_TEST_FORCEHS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Full-Speed Mode</description>
            <name>USB_TEST_FORCEFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Access</description>
            <name>USB_TEST_FIFOACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Host Mode</description>
            <name>USB_TEST_FORCEH</name>
          </field>
        </fields>
        <name>TEST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>USB FIFO Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO0_EPDATA</name>
          </field>
        </fields>
        <name>FIFO0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>USB FIFO Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO1_EPDATA</name>
          </field>
        </fields>
        <name>FIFO1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>USB FIFO Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO2_EPDATA</name>
          </field>
        </fields>
        <name>FIFO2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>USB FIFO Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO3_EPDATA</name>
          </field>
        </fields>
        <name>FIFO3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>USB FIFO Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO4_EPDATA</name>
          </field>
        </fields>
        <name>FIFO4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>USB FIFO Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO5_EPDATA</name>
          </field>
        </fields>
        <name>FIFO5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>USB FIFO Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO6_EPDATA</name>
          </field>
        </fields>
        <name>FIFO6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>USB FIFO Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Endpoint Data</description>
            <name>USB_FIFO7_EPDATA</name>
          </field>
        </fields>
        <name>FIFO7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>USB Device Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Session Start/End (OTG only)</description>
            <name>USB_DEVCTL_SESSION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Host Request (OTG only)</description>
            <name>USB_DEVCTL_HOSTREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Host Mode</description>
            <name>USB_DEVCTL_HOST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VBUS Level (OTG only)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Below SessionEnd</description>
                <name>USB_DEVCTL_VBUS_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Above SessionEnd, below AValid</description>
                <name>USB_DEVCTL_VBUS_SEND</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Above AValid, below VBUSValid</description>
                <name>USB_DEVCTL_VBUS_AVALID</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Above VBUSValid</description>
                <name>USB_DEVCTL_VBUS_VALID</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DEVCTL_VBUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Speed Device Detected</description>
            <name>USB_DEVCTL_LSDEV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Full-Speed Device Detected</description>
            <name>USB_DEVCTL_FSDEV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Mode (OTG only)</description>
            <name>USB_DEVCTL_DEV</name>
          </field>
        </fields>
        <name>DEVCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x61</addressOffset>
        <description>USB Common Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Early DMA Enable</description>
            <name>USB_CCONF_RXEDMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Early DMA Enable</description>
            <name>USB_CCONF_TXEDMA</name>
          </field>
        </fields>
        <name>CCONF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x62</addressOffset>
        <description>USB Transmit Dynamic FIFO Sizing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Max Packet Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8</description>
                <name>USB_TXFIFOSZ_SIZE_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16</description>
                <name>USB_TXFIFOSZ_SIZE_16</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32</description>
                <name>USB_TXFIFOSZ_SIZE_32</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64</description>
                <name>USB_TXFIFOSZ_SIZE_64</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128</description>
                <name>USB_TXFIFOSZ_SIZE_128</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256</description>
                <name>USB_TXFIFOSZ_SIZE_256</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512</description>
                <name>USB_TXFIFOSZ_SIZE_512</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024</description>
                <name>USB_TXFIFOSZ_SIZE_1024</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048</description>
                <name>USB_TXFIFOSZ_SIZE_2048</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXFIFOSZ_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Packet Buffer Support</description>
            <name>USB_TXFIFOSZ_DPB</name>
          </field>
        </fields>
        <name>TXFIFOSZ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x63</addressOffset>
        <description>USB Receive Dynamic FIFO Sizing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Max Packet Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8</description>
                <name>USB_RXFIFOSZ_SIZE_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16</description>
                <name>USB_RXFIFOSZ_SIZE_16</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32</description>
                <name>USB_RXFIFOSZ_SIZE_32</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64</description>
                <name>USB_RXFIFOSZ_SIZE_64</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128</description>
                <name>USB_RXFIFOSZ_SIZE_128</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256</description>
                <name>USB_RXFIFOSZ_SIZE_256</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512</description>
                <name>USB_RXFIFOSZ_SIZE_512</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024</description>
                <name>USB_RXFIFOSZ_SIZE_1024</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048</description>
                <name>USB_RXFIFOSZ_SIZE_2048</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXFIFOSZ_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Packet Buffer Support</description>
            <name>USB_RXFIFOSZ_DPB</name>
          </field>
        </fields>
        <name>RXFIFOSZ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>USB Transmit FIFO Start Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Transmit/Receive Start Address</description>
            <name>USB_TXFIFOADD_ADDR</name>
          </field>
        </fields>
        <name>TXFIFOADD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x66</addressOffset>
        <description>USB Receive FIFO Start Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Transmit/Receive Start Address</description>
            <name>USB_RXFIFOADD_ADDR</name>
          </field>
        </fields>
        <name>RXFIFOADD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>USB ULPI VBUS Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use External VBUS</description>
            <name>USB_ULPIVBUSCTL_USEEXTVBUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use External VBUS Indicator</description>
            <name>USB_ULPIVBUSCTL_USEEXTVBUSIND</name>
          </field>
        </fields>
        <name>ULPIVBUSCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>USB ULPI Register Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Register Data</description>
            <name>USB_ULPIREGDATA_REGDATA</name>
          </field>
        </fields>
        <name>ULPIREGDATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x75</addressOffset>
        <description>USB ULPI Register Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Register Address</description>
            <name>USB_ULPIREGADDR_ADDR</name>
          </field>
        </fields>
        <name>ULPIREGADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x76</addressOffset>
        <description>USB ULPI Register Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initiate Register Access</description>
            <name>USB_ULPIREGCTL_REGACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Register Access Complete</description>
            <name>USB_ULPIREGCTL_REGCMPLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read/Write Control</description>
            <name>USB_ULPIREGCTL_RDWR</name>
          </field>
        </fields>
        <name>ULPIREGCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>USB Endpoint Information</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TX Endpoints</description>
            <name>USB_EPINFO_TXEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RX Endpoints</description>
            <name>USB_EPINFO_RXEP</name>
          </field>
        </fields>
        <name>EPINFO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x79</addressOffset>
        <description>USB RAM Information</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RAM Address Bus Width</description>
            <name>USB_RAMINFO_RAMBITS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DMA Channels</description>
            <name>USB_RAMINFO_DMACHAN</name>
          </field>
        </fields>
        <name>RAMINFO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7A</addressOffset>
        <description>USB Connect Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Wait ID</description>
            <name>USB_CONTIM_WTID</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Connect Wait</description>
            <name>USB_CONTIM_WTCON</name>
          </field>
        </fields>
        <name>CONTIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7B</addressOffset>
        <description>USB OTG VBUS Pulse Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>VBUS Pulse Length</description>
            <name>USB_VPLEN_VPLEN</name>
          </field>
        </fields>
        <name>VPLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>USB High-Speed Last Transaction to End of Frame Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>HIgh-Speed End-of-Frame Gap</description>
            <name>USB_HSEOF_HSEOFG</name>
          </field>
        </fields>
        <name>HSEOF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7D</addressOffset>
        <description>USB Full-Speed Last Transaction to End of Frame Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Full-Speed End-of-Frame Gap</description>
            <name>USB_FSEOF_FSEOFG</name>
          </field>
        </fields>
        <name>FSEOF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7E</addressOffset>
        <description>USB Low-Speed Last Transaction to End of Frame Timing</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Low-Speed End-of-Frame Gap</description>
            <name>USB_LSEOF_LSEOFG</name>
          </field>
        </fields>
        <name>LSEOF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>USB Transmit Functional Address Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR0_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x82</addressOffset>
        <description>USB Transmit Hub Address Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR0_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x83</addressOffset>
        <description>USB Transmit Hub Port Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT0_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>USB Transmit Functional Address Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR1_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8A</addressOffset>
        <description>USB Transmit Hub Address Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR1_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8B</addressOffset>
        <description>USB Transmit Hub Port Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT1_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>USB Receive Functional Address Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR1_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8E</addressOffset>
        <description>USB Receive Hub Address Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR1_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8F</addressOffset>
        <description>USB Receive Hub Port Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT1_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>USB Transmit Functional Address Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR2_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x92</addressOffset>
        <description>USB Transmit Hub Address Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR2_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x93</addressOffset>
        <description>USB Transmit Hub Port Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT2_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>USB Receive Functional Address Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR2_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x96</addressOffset>
        <description>USB Receive Hub Address Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR2_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x97</addressOffset>
        <description>USB Receive Hub Port Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT2_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>USB Transmit Functional Address Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR3_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9A</addressOffset>
        <description>USB Transmit Hub Address Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR3_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9B</addressOffset>
        <description>USB Transmit Hub Port Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT3_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>USB Receive Functional Address Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR3_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9E</addressOffset>
        <description>USB Receive Hub Address Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR3_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9F</addressOffset>
        <description>USB Receive Hub Port Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT3_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>USB Transmit Functional Address Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR4_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA2</addressOffset>
        <description>USB Transmit Hub Address Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR4_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA3</addressOffset>
        <description>USB Transmit Hub Port Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT4_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>USB Receive Functional Address Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR4_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA6</addressOffset>
        <description>USB Receive Hub Address Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR4_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA7</addressOffset>
        <description>USB Receive Hub Port Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT4_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>USB Transmit Functional Address Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR5_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAA</addressOffset>
        <description>USB Transmit Hub Address Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR5_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAB</addressOffset>
        <description>USB Transmit Hub Port Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT5_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>USB Receive Functional Address Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR5_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAE</addressOffset>
        <description>USB Receive Hub Address Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR5_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAF</addressOffset>
        <description>USB Receive Hub Port Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT5_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>USB Transmit Functional Address Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR6_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB2</addressOffset>
        <description>USB Transmit Hub Address Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR6_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB3</addressOffset>
        <description>USB Transmit Hub Port Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT6_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>USB Receive Functional Address Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR6_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB6</addressOffset>
        <description>USB Receive Hub Address Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR6_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB7</addressOffset>
        <description>USB Receive Hub Port Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT6_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>USB Transmit Functional Address Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_TXFUNCADDR7_ADDR</name>
          </field>
        </fields>
        <name>TXFUNCADDR7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBA</addressOffset>
        <description>USB Transmit Hub Address Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_TXHUBADDR7_ADDR</name>
          </field>
        </fields>
        <name>TXHUBADDR7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBB</addressOffset>
        <description>USB Transmit Hub Port Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_TXHUBPORT7_PORT</name>
          </field>
        </fields>
        <name>TXHUBPORT7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>USB Receive Functional Address Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Device Address</description>
            <name>USB_RXFUNCADDR7_ADDR</name>
          </field>
        </fields>
        <name>RXFUNCADDR7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBE</addressOffset>
        <description>USB Receive Hub Address Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Address</description>
            <name>USB_RXHUBADDR7_ADDR</name>
          </field>
        </fields>
        <name>RXHUBADDR7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBF</addressOffset>
        <description>USB Receive Hub Port Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Hub Port</description>
            <name>USB_RXHUBPORT7_PORT</name>
          </field>
        </fields>
        <name>RXHUBPORT7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x102</addressOffset>
        <description>USB Control and Status Endpoint 0 Low</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_CSRL0_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_CSRL0_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_CSRL0_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data End</description>
            <name>USB_CSRL0_DATAEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup End</description>
            <name>USB_CSRL0_SETEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send Stall</description>
            <name>USB_CSRL0_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXRDY Clear</description>
            <name>USB_CSRL0_RXRDYC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup End Clear</description>
            <name>USB_CSRL0_SETENDC</name>
          </field>
        </fields>
        <name>CSRL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x102</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Control and Status Endpoint 0 Low</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_CSRL0_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_CSRL0_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_CSRL0_REQPKT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STATUS Packet</description>
            <name>USB_CSRL0_STATUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_CSRL0_NAKTO</name>
          </field>
        </fields>
        <name>CSRL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x103</addressOffset>
        <description>USB Control and Status Endpoint 0 High</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_CSRH0_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_CSRH0_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_CSRH0_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PING Disable</description>
            <name>USB_CSRH0_DISPING</name>
          </field>
        </fields>
        <name>CSRH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>USB Receive Byte Count Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>FIFO Count</description>
            <name>USB_COUNT0_COUNT</name>
          </field>
        </fields>
        <name>COUNT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10A</addressOffset>
        <description>USB Type Endpoint 0</description>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TYPE0_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TYPE0_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TYPE0_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TYPE0_SPEED</name>
          </field>
        </fields>
        <name>TYPE0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10B</addressOffset>
        <description>USB NAK Limit</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>EP0 NAK Limit</description>
            <name>USB_NAKLMT_NAKLMT</name>
          </field>
        </fields>
        <name>NAKLMT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP1_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x112</addressOffset>
        <description>USB Transmit Control and Status Endpoint 1 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL1_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL1_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL1_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL1_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL1_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL1_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL1_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL1_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x112</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 1 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL1_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL1_STALL</name>
          </field>
        </fields>
        <name>TXCSRL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x113</addressOffset>
        <description>USB Transmit Control and Status Endpoint 1 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH1_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH1_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH1_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH1_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH1_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH1_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH1_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>USB Maximum Receive Data Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP1_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x116</addressOffset>
        <description>USB Receive Control and Status Endpoint 1 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL1_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL1_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL1_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL1_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL1_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL1_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL1_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL1_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x116</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 1 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL1_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL1_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL1_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x117</addressOffset>
        <description>USB Receive Control and Status Endpoint 1 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH1_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH1_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH1_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH1_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH1_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH1_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH1_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH1_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x117</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 1 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH1_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH1_ISO</name>
          </field>
        </fields>
        <name>RXCSRH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>USB Receive Byte Count Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT1_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE1_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE1_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE1_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE1_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE1_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE1_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE1_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE1_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE1_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE1_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE1_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL1_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL1_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE1_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE1_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE1_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE1_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE1_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE1_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE1_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE1_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE1_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE1_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE1_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL1_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL1_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP2_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x122</addressOffset>
        <description>USB Transmit Control and Status Endpoint 2 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL2_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL2_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL2_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL2_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL2_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL2_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL2_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL2_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x122</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 2 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL2_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL2_STALL</name>
          </field>
        </fields>
        <name>TXCSRL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x123</addressOffset>
        <description>USB Transmit Control and Status Endpoint 2 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH2_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH2_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH2_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH2_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH2_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH2_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH2_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH2_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>USB Maximum Receive Data Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP2_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x126</addressOffset>
        <description>USB Receive Control and Status Endpoint 2 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL2_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL2_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL2_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL2_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL2_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL2_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL2_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL2_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x126</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 2 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL2_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL2_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL2_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x127</addressOffset>
        <description>USB Receive Control and Status Endpoint 2 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH2_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH2_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH2_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH2_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH2_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH2_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH2_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH2_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x127</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 2 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH2_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH2_ISO</name>
          </field>
        </fields>
        <name>RXCSRH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>USB Receive Byte Count Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT2_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE2_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE2_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE2_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE2_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE2_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE2_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE2_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE2_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE2_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE2_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE2_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL2_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL2_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE2_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE2_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE2_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE2_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE2_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE2_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE2_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE2_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE2_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE2_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE2_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL2_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL2_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP3_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x132</addressOffset>
        <description>USB Transmit Control and Status Endpoint 3 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL3_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL3_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL3_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL3_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL3_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL3_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL3_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL3_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x132</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 3 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL3_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL3_STALL</name>
          </field>
        </fields>
        <name>TXCSRL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x133</addressOffset>
        <description>USB Transmit Control and Status Endpoint 3 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH3_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH3_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH3_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH3_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH3_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH3_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH3_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH3_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>USB Maximum Receive Data Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP3_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x136</addressOffset>
        <description>USB Receive Control and Status Endpoint 3 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL3_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL3_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL3_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL3_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL3_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL3_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL3_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL3_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x136</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 3 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL3_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL3_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL3_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x137</addressOffset>
        <description>USB Receive Control and Status Endpoint 3 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH3_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH3_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH3_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH3_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH3_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH3_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH3_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH3_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x137</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 3 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH3_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH3_ISO</name>
          </field>
        </fields>
        <name>RXCSRH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>USB Receive Byte Count Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT3_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE3_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE3_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE3_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE3_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE3_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE3_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE3_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE3_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE3_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE3_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE3_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL3_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL3_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE3_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE3_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE3_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE3_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE3_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE3_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE3_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE3_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE3_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE3_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE3_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL3_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL3_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP4_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x142</addressOffset>
        <description>USB Transmit Control and Status Endpoint 4 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL4_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL4_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL4_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL4_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL4_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL4_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL4_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL4_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x142</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 4 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL4_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL4_STALL</name>
          </field>
        </fields>
        <name>TXCSRL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x143</addressOffset>
        <description>USB Transmit Control and Status Endpoint 4 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH4_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH4_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH4_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH4_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH4_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH4_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH4_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH4_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>USB Maximum Receive Data Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP4_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x146</addressOffset>
        <description>USB Receive Control and Status Endpoint 4 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL4_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL4_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL4_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL4_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL4_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL4_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL4_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL4_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x146</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 4 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL4_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL4_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL4_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x147</addressOffset>
        <description>USB Receive Control and Status Endpoint 4 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH4_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH4_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH4_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH4_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH4_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH4_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH4_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH4_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x147</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 4 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH4_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH4_ISO</name>
          </field>
        </fields>
        <name>RXCSRH4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x148</addressOffset>
        <description>USB Receive Byte Count Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT4_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE4_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE4_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE4_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE4_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE4_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE4_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE4_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE4_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE4_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE4_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE4_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL4_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL4_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE4_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE4_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE4_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE4_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE4_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE4_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE4_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE4_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE4_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE4_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE4_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL4_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL4_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP5_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x152</addressOffset>
        <description>USB Transmit Control and Status Endpoint 5 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL5_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL5_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL5_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL5_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL5_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL5_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL5_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL5_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x152</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 5 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL5_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL5_STALL</name>
          </field>
        </fields>
        <name>TXCSRL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x153</addressOffset>
        <description>USB Transmit Control and Status Endpoint 5 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH5_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH5_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH5_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH5_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH5_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH5_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH5_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH5_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x154</addressOffset>
        <description>USB Maximum Receive Data Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP5_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x156</addressOffset>
        <description>USB Receive Control and Status Endpoint 5 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL5_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL5_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL5_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL5_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL5_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL5_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL5_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL5_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x156</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 5 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL5_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL5_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL5_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x157</addressOffset>
        <description>USB Receive Control and Status Endpoint 5 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH5_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH5_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH5_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH5_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH5_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH5_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH5_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH5_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x157</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 5 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH5_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH5_ISO</name>
          </field>
        </fields>
        <name>RXCSRH5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x158</addressOffset>
        <description>USB Receive Byte Count Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT5_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE5_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE5_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE5_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE5_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE5_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE5_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE5_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE5_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE5_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE5_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE5_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL5_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL5_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE5_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE5_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE5_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE5_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE5_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE5_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE5_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE5_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE5_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE5_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE5_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL5_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL5_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP6_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x162</addressOffset>
        <description>USB Transmit Control and Status Endpoint 6 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL6_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL6_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL6_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL6_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL6_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL6_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL6_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL6_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x162</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 6 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL6_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL6_STALL</name>
          </field>
        </fields>
        <name>TXCSRL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x163</addressOffset>
        <description>USB Transmit Control and Status Endpoint 6 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH6_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH6_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH6_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH6_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH6_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH6_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH6_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH6_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>USB Maximum Receive Data Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP6_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x166</addressOffset>
        <description>USB Receive Control and Status Endpoint 6 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL6_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL6_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL6_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL6_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL6_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL6_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL6_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL6_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x166</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 6 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL6_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL6_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL6_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x167</addressOffset>
        <description>USB Receive Control and Status Endpoint 6 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH6_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH6_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH6_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH6_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH6_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH6_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH6_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH6_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x167</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 6 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH6_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH6_ISO</name>
          </field>
        </fields>
        <name>RXCSRH6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x168</addressOffset>
        <description>USB Receive Byte Count Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT6_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE6_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE6_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE6_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE6_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE6_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE6_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE6_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE6_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE6_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE6_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE6_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL6_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL6_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE6_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE6_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE6_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE6_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE6_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE6_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE6_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE6_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE6_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE6_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE6_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL6_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL6_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x170</addressOffset>
        <description>USB Maximum Transmit Data Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_TXMAXP7_MAXLOAD</name>
          </field>
        </fields>
        <name>TXMAXP7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x172</addressOffset>
        <description>USB Transmit Control and Status Endpoint 7 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Packet Ready</description>
            <name>USB_TXCSRL7_TXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Not Empty</description>
            <name>USB_TXCSRL7_FIFONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_TXCSRL7_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_TXCSRL7_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Setup Packet</description>
            <name>USB_TXCSRL7_SETUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_TXCSRL7_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_TXCSRL7_CLRDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_TXCSRL7_NAKTO</name>
          </field>
        </fields>
        <name>TXCSRL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x172</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Transmit Control and Status Endpoint 7 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underrun</description>
            <name>USB_TXCSRL7_UNDRN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_TXCSRL7_STALL</name>
          </field>
        </fields>
        <name>TXCSRL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x173</addressOffset>
        <description>USB Transmit Control and Status Endpoint 7 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_TXCSRH7_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_TXCSRH7_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_TXCSRH7_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Data Toggle</description>
            <name>USB_TXCSRH7_FDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_TXCSRH7_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mode</description>
            <name>USB_TXCSRH7_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_TXCSRH7_ISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Set</description>
            <name>USB_TXCSRH7_AUTOSET</name>
          </field>
        </fields>
        <name>TXCSRH7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x174</addressOffset>
        <description>USB Maximum Receive Data Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Maximum Payload</description>
            <name>USB_RXMAXP7_MAXLOAD</name>
          </field>
        </fields>
        <name>RXMAXP7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x176</addressOffset>
        <description>USB Receive Control and Status Endpoint 7 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Packet Ready</description>
            <name>USB_RXCSRL7_RXRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FIFO Full</description>
            <name>USB_RXCSRL7_FULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun</description>
            <name>USB_RXCSRL7_OVER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Error</description>
            <name>USB_RXCSRL7_DATAERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush FIFO</description>
            <name>USB_RXCSRL7_FLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send STALL</description>
            <name>USB_RXCSRL7_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Endpoint Stalled</description>
            <name>USB_RXCSRL7_STALLED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Data Toggle</description>
            <name>USB_RXCSRL7_CLRDT</name>
          </field>
        </fields>
        <name>RXCSRL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x176</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 7 Low</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>USB_RXCSRL7_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NAK Timeout</description>
            <name>USB_RXCSRL7_NAKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request Packet</description>
            <name>USB_RXCSRL7_REQPKT</name>
          </field>
        </fields>
        <name>RXCSRL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x177</addressOffset>
        <description>USB Receive Control and Status Endpoint 7 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Incomplete RX Transmission Status</description>
            <name>USB_RXCSRH7_INCOMPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle</description>
            <name>USB_RXCSRH7_DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Toggle Write Enable</description>
            <name>USB_RXCSRH7_DTWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Mode</description>
            <name>USB_RXCSRH7_DMAMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PID Error</description>
            <name>USB_RXCSRH7_PIDERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Enable</description>
            <name>USB_RXCSRH7_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Request</description>
            <name>USB_RXCSRH7_AUTORQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clear</description>
            <name>USB_RXCSRH7_AUTOCL</name>
          </field>
        </fields>
        <name>RXCSRH7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x177</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Receive Control and Status Endpoint 7 High</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable NYET</description>
            <name>USB_RXCSRH7_DISNYET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isochronous Transfers</description>
            <name>USB_RXCSRH7_ISO</name>
          </field>
        </fields>
        <name>RXCSRH7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x178</addressOffset>
        <description>USB Receive Byte Count Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Receive Packet Count</description>
            <name>USB_RXCOUNT7_COUNT</name>
          </field>
        </fields>
        <name>RXCOUNT7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17A</addressOffset>
        <description>USB Host Transmit Configure Type Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_TXTYPE7_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_TXTYPE7_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_TXTYPE7_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_TXTYPE7_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_TXTYPE7_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE7_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_TXTYPE7_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_TXTYPE7_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_TXTYPE7_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_TXTYPE7_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_TXTYPE7_SPEED</name>
          </field>
        </fields>
        <name>TXTYPE7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17B</addressOffset>
        <description>USB Host Transmit Interval Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TX Polling</description>
            <name>USB_TXINTERVAL7_TXPOLL</name>
          </field>
        </fields>
        <name>TXINTERVAL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17B</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Transmit Interval Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_TXINTERVAL7_NAKLMT</name>
          </field>
        </fields>
        <name>TXINTERVAL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17C</addressOffset>
        <description>USB Host Configure Receive Type Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Target Endpoint Number</description>
            <name>USB_RXTYPE7_TEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Protocol</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control</description>
                <name>USB_RXTYPE7_PROTO_CTRL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Isochronous</description>
                <name>USB_RXTYPE7_PROTO_ISOC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bulk</description>
                <name>USB_RXTYPE7_PROTO_BULK</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt</description>
                <name>USB_RXTYPE7_PROTO_INT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE7_PROTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operating Speed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default</description>
                <name>USB_RXTYPE7_SPEED_DFLT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_RXTYPE7_SPEED_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Full</description>
                <name>USB_RXTYPE7_SPEED_FULL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_RXTYPE7_SPEED_LOW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_RXTYPE7_SPEED</name>
          </field>
        </fields>
        <name>RXTYPE7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17D</addressOffset>
        <description>USB Host Receive Polling Interval Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Polling</description>
            <name>USB_RXINTERVAL7_TXPOLL</name>
          </field>
        </fields>
        <name>RXINTERVAL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17D</addressOffset>
        <alternateGroup>USB0_ALT</alternateGroup>
        <description>USB Host Receive Polling Interval Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>NAK Limit</description>
            <name>USB_RXINTERVAL7_NAKLMT</name>
          </field>
        </fields>
        <name>RXINTERVAL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>USB DMA Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 DMA Interrupt</description>
            <name>USB_DMAINTR_CH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 DMA Interrupt</description>
            <name>USB_DMAINTR_CH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 DMA Interrupt</description>
            <name>USB_DMAINTR_CH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 DMA Interrupt</description>
            <name>USB_DMAINTR_CH3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 DMA Interrupt</description>
            <name>USB_DMAINTR_CH4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 DMA Interrupt</description>
            <name>USB_DMAINTR_CH5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 DMA Interrupt</description>
            <name>USB_DMAINTR_CH6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 DMA Interrupt</description>
            <name>USB_DMAINTR_CH7</name>
          </field>
        </fields>
        <name>DMAINTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>USB DMA Control 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL0_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL0_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL0_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL0_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL0_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL0_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL0_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL0_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL0_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL0_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL0_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208</addressOffset>
        <description>USB DMA Address 0</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR0_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20C</addressOffset>
        <description>USB DMA Count 0</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT0_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x214</addressOffset>
        <description>USB DMA Control 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL1_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL1_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL1_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL1_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL1_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL1_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL1_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL1_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL1_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL1_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL1_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x218</addressOffset>
        <description>USB DMA Address 1</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR1_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21C</addressOffset>
        <description>USB DMA Count 1</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT1_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x224</addressOffset>
        <description>USB DMA Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL2_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL2_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL2_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL2_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL2_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL2_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL2_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL2_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL2_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL2_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL2_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x228</addressOffset>
        <description>USB DMA Address 2</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR2_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22C</addressOffset>
        <description>USB DMA Count 2</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT2_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x234</addressOffset>
        <description>USB DMA Control 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL3_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL3_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL3_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL3_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL3_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL3_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL3_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL3_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL3_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL3_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL3_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x238</addressOffset>
        <description>USB DMA Address 3</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR3_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x23C</addressOffset>
        <description>USB DMA Count 3</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT3_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x244</addressOffset>
        <description>USB DMA Control 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL4_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL4_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL4_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL4_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL4_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL4_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL4_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL4_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL4_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL4_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL4_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x248</addressOffset>
        <description>USB DMA Address 4</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR4_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24C</addressOffset>
        <description>USB DMA Count 4</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT4_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x254</addressOffset>
        <description>USB DMA Control 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL5_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL5_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL5_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL5_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL5_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL5_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL5_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL5_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL5_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL5_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL5_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x258</addressOffset>
        <description>USB DMA Address 5</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR5_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x25C</addressOffset>
        <description>USB DMA Count 5</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT5_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x264</addressOffset>
        <description>USB DMA Control 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL6_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL6_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL6_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL6_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL6_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL6_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL6_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL6_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL6_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL6_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL6_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x268</addressOffset>
        <description>USB DMA Address 6</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR6_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x26C</addressOffset>
        <description>USB DMA Count 6</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT6_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x274</addressOffset>
        <description>USB DMA Control 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enable</description>
            <name>USB_DMACTL7_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Direction</description>
            <name>USB_DMACTL7_DIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Mode</description>
            <name>USB_DMACTL7_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Interrupt Enable</description>
            <name>USB_DMACTL7_IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint number</description>
            <name>USB_DMACTL7_EP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error Bit</description>
            <name>USB_DMACTL7_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Burst Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bursts of unspecified length</description>
                <name>USB_DMACTL7_BRSTM_ANY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR4 or unspecified length</description>
                <name>USB_DMACTL7_BRSTM_INC4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL7_BRSTM_INC8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INCR16, INCR8, INCR4 or unspecified length</description>
                <name>USB_DMACTL7_BRSTM_INC16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_DMACTL7_BRSTM</name>
          </field>
        </fields>
        <name>DMACTL7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x278</addressOffset>
        <description>USB DMA Address 7</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Address</description>
            <name>USB_DMAADDR7_ADDR</name>
          </field>
        </fields>
        <name>DMAADDR7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x27C</addressOffset>
        <description>USB DMA Count 7</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>DMA Count</description>
            <name>USB_DMACOUNT7_COUNT</name>
          </field>
        </fields>
        <name>DMACOUNT7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x304</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT1</name>
          </field>
        </fields>
        <name>RQPKTCOUNT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x308</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT2</name>
          </field>
        </fields>
        <name>RQPKTCOUNT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30C</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT3</name>
          </field>
        </fields>
        <name>RQPKTCOUNT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT4_COUNT</name>
          </field>
        </fields>
        <name>RQPKTCOUNT4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT5_COUNT</name>
          </field>
        </fields>
        <name>RQPKTCOUNT5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x318</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT6_COUNT</name>
          </field>
        </fields>
        <name>RQPKTCOUNT6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x31C</addressOffset>
        <description>USB Request Packet Count in Block Transfer Endpoint 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Block Transfer Packet Count</description>
            <name>USB_RQPKTCOUNT7_COUNT</name>
          </field>
        </fields>
        <name>RQPKTCOUNT7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x340</addressOffset>
        <description>USB Receive Double Packet Buffer Disable</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP1 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP2 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP3 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP4 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP5 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP6 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP7 RX Double-Packet Buffer Disable</description>
            <name>USB_RXDPKTBUFDIS_EP7</name>
          </field>
        </fields>
        <name>RXDPKTBUFDIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x342</addressOffset>
        <description>USB Transmit Double Packet Buffer Disable</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP1 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP2 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP3 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP4 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP5 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP6 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EP7 TX Double-Packet Buffer Disable</description>
            <name>USB_TXDPKTBUFDIS_EP7</name>
          </field>
        </fields>
        <name>TXDPKTBUFDIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x344</addressOffset>
        <description>USB Chirp Timeout</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Configurable Chirp Timeout Value</description>
            <name>USB_CTO_CCTV</name>
          </field>
        </fields>
        <name>CTO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x346</addressOffset>
        <description>USB High Speed to UTM Operating Delay</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>HIgh Speed to UTM Operating Delay</description>
            <name>USB_HHSRTN_HHSRTN</name>
          </field>
        </fields>
        <name>HHSRTN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x348</addressOffset>
        <description>USB High Speed Time-out Adder</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>High Speed Timeout Adder</description>
            <name>USB_HSBT_HSBT</name>
          </field>
        </fields>
        <name>HSBT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x360</addressOffset>
        <description>USB LPM Attributes</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Link State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sleep State (L1)</description>
                <name>USB_LPMATTR_LS_L1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_LPMATTR_LS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Host Initiated Resume Duration</description>
            <name>USB_LPMATTR_HIRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Remote Wake</description>
            <name>USB_LPMATTR_RMTWAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Endpoint</description>
            <name>USB_LPMATTR_ENDPT</name>
          </field>
        </fields>
        <name>LPMATTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x362</addressOffset>
        <description>USB LPM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit LPM Transaction Enable</description>
            <name>USB_LPMCNTRL_TXLPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Resume</description>
            <name>USB_LPMCNTRL_RES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>LPM Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPM and Extended transactions are not supported. In this case, the USB does not respond to LPM transactions and LPM transactions cause a timeout</description>
                <name>USB_LPMCNTRL_EN_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPM is not supported but extended transactions are supported. In this case, the USB does respond to an LPM transaction with a STALL</description>
                <name>USB_LPMCNTRL_EN_EXT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The USB supports LPM extended transactions. In this case, the USB responds with a NYET or an ACK as determined by the value of TXLPM and other conditions</description>
                <name>USB_LPMCNTRL_EN_LPMEXT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_LPMCNTRL_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM NAK</description>
            <name>USB_LPMCNTRL_NAK</name>
          </field>
        </fields>
        <name>LPMCNTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x363</addressOffset>
        <description>USB LPM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM STALL Interrupt Mask</description>
            <name>USB_LPMIM_STALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM NY Interrupt Mask</description>
            <name>USB_LPMIM_NY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM ACK Interrupt Mask</description>
            <name>USB_LPMIM_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM NC Interrupt Mask</description>
            <name>USB_LPMIM_NC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Resume Interrupt Mask</description>
            <name>USB_LPMIM_RES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Error Interrupt Mask</description>
            <name>USB_LPMIM_ERR</name>
          </field>
        </fields>
        <name>LPMIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x364</addressOffset>
        <description>USB LPM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM STALL Interrupt Status</description>
            <name>USB_LPMRIS_LPMST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM NY Interrupt Status</description>
            <name>USB_LPMRIS_NY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM ACK Interrupt Status</description>
            <name>USB_LPMRIS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM NC Interrupt Status</description>
            <name>USB_LPMRIS_NC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Resume Interrupt Status</description>
            <name>USB_LPMRIS_RES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Interrupt Status</description>
            <name>USB_LPMRIS_ERR</name>
          </field>
        </fields>
        <name>LPMRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x365</addressOffset>
        <description>USB LPM Function Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>LPM Function Address</description>
            <name>USB_LPMFADDR_ADDR</name>
          </field>
        </fields>
        <name>LPMFADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>USB External Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External Power Supply Enable Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Power Enable Active Low</description>
                <name>USB_EPC_EPEN_LOW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Power Enable Active High</description>
                <name>USB_EPC_EPEN_HIGH</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Power Enable High if VBUS Low (OTG only)</description>
                <name>USB_EPC_EPEN_VBLOW</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Power Enable High if VBUS High (OTG only)</description>
                <name>USB_EPC_EPEN_VBHIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_EPC_EPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPEN Drive Enable</description>
            <name>USB_EPC_EPENDE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Fault Input Enable</description>
            <name>USB_EPC_PFLTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Fault Sense</description>
            <name>USB_EPC_PFLTSEN_HIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Fault Action Enable</description>
            <name>USB_EPC_PFLTAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Power Fault Action</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Unchanged</description>
                <name>USB_EPC_PFLTACT_UNCHG</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tristate</description>
                <name>USB_EPC_PFLTACT_TRIS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low</description>
                <name>USB_EPC_PFLTACT_LOW</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High</description>
                <name>USB_EPC_PFLTACT_HIGH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_EPC_PFLTACT</name>
          </field>
        </fields>
        <name>EPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>USB External Power Control Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Power Fault Interrupt Status</description>
            <name>USB_EPCRIS_PF</name>
          </field>
        </fields>
        <name>EPCRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>USB External Power Control Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Power Fault Interrupt Mask</description>
            <name>USB_EPCIM_PF</name>
          </field>
        </fields>
        <name>EPCIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>USB External Power Control Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Power Fault Interrupt Status and Clear</description>
            <name>USB_EPCISC_PF</name>
          </field>
        </fields>
        <name>EPCISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>USB Device RESUME Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESUME Interrupt Status</description>
            <name>USB_DRRIS_RESUME</name>
          </field>
        </fields>
        <name>DRRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>USB Device RESUME Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESUME Interrupt Mask</description>
            <name>USB_DRIM_RESUME</name>
          </field>
        </fields>
        <name>DRIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x418</addressOffset>
        <description>USB Device RESUME Interrupt Status and Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RESUME Interrupt Status and Clear</description>
            <name>USB_DRISC_RESUME</name>
          </field>
        </fields>
        <name>DRISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x41C</addressOffset>
        <description>USB General-Purpose Control and Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Device Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use USB0VBUS and USB0ID pin</description>
                <name>USB_GPCS_DEVMOD_OTG</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force USB0VBUS and USB0ID low</description>
                <name>USB_GPCS_DEVMOD_HOST</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force USB0VBUS and USB0ID high</description>
                <name>USB_GPCS_DEVMOD_DEV</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use USB0VBUS and force USB0ID low</description>
                <name>USB_GPCS_DEVMOD_HOSTVBUS</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use USB0VBUS and force USB0ID high</description>
                <name>USB_GPCS_DEVMOD_DEVVBUS</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_GPCS_DEVMOD</name>
          </field>
        </fields>
        <name>GPCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x430</addressOffset>
        <description>USB VBUS Droop Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VBUS Droop Enable</description>
            <name>USB_VDC_VBDEN</name>
          </field>
        </fields>
        <name>VDC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x434</addressOffset>
        <description>USB VBUS Droop Control Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VBUS Droop Raw Interrupt Status</description>
            <name>USB_VDCRIS_VD</name>
          </field>
        </fields>
        <name>VDCRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x438</addressOffset>
        <description>USB VBUS Droop Control Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VBUS Droop Interrupt Mask</description>
            <name>USB_VDCIM_VD</name>
          </field>
        </fields>
        <name>VDCIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x43C</addressOffset>
        <description>USB VBUS Droop Control Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VBUS Droop Interrupt Status and Clear</description>
            <name>USB_VDCISC_VD</name>
          </field>
        </fields>
        <name>VDCISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>USB Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Controller Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The first-generation USB controller revision</description>
                <name>USB_PP_TYPE_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The second-generation USB controller revision</description>
                <name>USB_PP_TYPE_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_PP_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Present</description>
            <name>USB_PP_PHY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ULPI Present</description>
            <name>USB_PP_ULPI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>USB Capability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DEVICE</description>
                <name>USB_PP_USB_DEVICE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>HOST</description>
                <name>USB_PP_USB_HOSTDEVICE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OTG</description>
                <name>USB_PP_USB_OTG</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>USB_PP_USB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Endpoint Count</description>
            <name>USB_PP_ECNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>USB Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ULPI Enable</description>
            <name>USB_PC_ULPIEN</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>USB Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PLL Clock Divisor</description>
            <name>USB_CC_CLKDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Source/Direction</description>
            <name>USB_CC_CSD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Clock Enable</description>
            <name>USB_CC_CLKEN</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40058000</baseAddress>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOA</name>
        <value>0x0</value>
      </interrupt>
    </interrupts>
    <name>GPIOA</name>
    <prependToName>GPIOA</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40059000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOB</name>
        <value>0x1</value>
      </interrupt>
    </interrupts>
    <name>GPIOB</name>
    <prependToName>GPIOB</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005A000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOC</name>
        <value>0x2</value>
      </interrupt>
    </interrupts>
    <name>GPIOC</name>
    <prependToName>GPIOC</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005B000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOD</name>
        <value>0x3</value>
      </interrupt>
    </interrupts>
    <name>GPIOD</name>
    <prependToName>GPIOD</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005C000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOE</name>
        <value>0x4</value>
      </interrupt>
    </interrupts>
    <name>GPIOE</name>
    <prependToName>GPIOE</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005D000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOF</name>
        <value>0x1E</value>
      </interrupt>
    </interrupts>
    <name>GPIOF</name>
    <prependToName>GPIOF</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005E000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOG</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <name>GPIOG</name>
    <prependToName>GPIOG</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005F000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOH</name>
        <value>0x20</value>
      </interrupt>
    </interrupts>
    <name>GPIOH</name>
    <prependToName>GPIOH</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40060000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOJ</name>
        <value>0x33</value>
      </interrupt>
    </interrupts>
    <name>GPIOJ</name>
    <prependToName>GPIOJ</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40061000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOK</name>
        <value>0x34</value>
      </interrupt>
    </interrupts>
    <name>GPIOK</name>
    <prependToName>GPIOK</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40062000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOL</name>
        <value>0x35</value>
      </interrupt>
    </interrupts>
    <name>GPIOL</name>
    <prependToName>GPIOL</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40063000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOM</name>
        <value>0x48</value>
      </interrupt>
    </interrupts>
    <name>GPIOM</name>
    <prependToName>GPIOM</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40064000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPION</name>
        <value>0x49</value>
      </interrupt>
    </interrupts>
    <name>GPION</name>
    <prependToName>GPION</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40065000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOP0</name>
        <value>0x4C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP1</name>
        <value>0x4D</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP2</name>
        <value>0x4E</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP3</name>
        <value>0x4F</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP4</name>
        <value>0x50</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP5</name>
        <value>0x51</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP6</name>
        <value>0x52</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOP7</name>
        <value>0x53</value>
      </interrupt>
    </interrupts>
    <name>GPIOP</name>
    <prependToName>GPIOP</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40066000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOQ0</name>
        <value>0x54</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ1</name>
        <value>0x55</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ2</name>
        <value>0x56</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ3</name>
        <value>0x57</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ4</name>
        <value>0x58</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ5</name>
        <value>0x59</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ6</name>
        <value>0x5A</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>GPIOQ7</name>
        <value>0x5B</value>
      </interrupt>
    </interrupts>
    <name>GPIOQ</name>
    <prependToName>GPIOQ</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40067000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOR</name>
        <value>0x5C</value>
      </interrupt>
    </interrupts>
    <name>GPIOR</name>
    <prependToName>GPIOR</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40068000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOS</name>
        <value>0x5D</value>
      </interrupt>
    </interrupts>
    <name>GPIOS</name>
    <prependToName>GPIOS</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40069000</baseAddress>
    <derivedFrom>GPIOA</derivedFrom>
    <description>Register map for GPIOA peripheral</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>GPIOT</name>
        <value>0x6F</value>
      </interrupt>
    </interrupts>
    <name>GPIOT</name>
    <prependToName>GPIOT</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3FC</addressOffset>
        <description>GPIO Data</description>
        <fields></fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>GPIO Direction</description>
        <fields></fields>
        <name>DIR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>GPIO Interrupt Sense</description>
        <fields></fields>
        <name>IS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>GPIO Interrupt Both Edges</description>
        <fields></fields>
        <name>IBE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>GPIO Interrupt Event</description>
        <fields></fields>
        <name>IEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>GPIO Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Mask Enable</description>
            <name>GPIO_IM_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Mask Enable</description>
            <name>GPIO_IM_DMAIME</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>GPIO Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Raw Status</description>
            <name>GPIO_RIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Interrupt Raw Status</description>
            <name>GPIO_RIS_DMARIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x418</addressOffset>
        <description>GPIO Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Masked Interrupt Status</description>
            <name>GPIO_MIS_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Done Masked Interrupt Status</description>
            <name>GPIO_MIS_DMAMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x41C</addressOffset>
        <description>GPIO Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPIO Interrupt Clear</description>
            <name>GPIO_ICR_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO uDMA Interrupt Clear</description>
            <name>GPIO_ICR_DMAIC</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>GPIO Alternate Function Select</description>
        <fields></fields>
        <name>AFSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>GPIO 2-mA Drive Select</description>
        <fields></fields>
        <name>DR2R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>GPIO 4-mA Drive Select</description>
        <fields></fields>
        <name>DR4R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>GPIO 8-mA Drive Select</description>
        <fields></fields>
        <name>DR8R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>GPIO Open Drain Select</description>
        <fields></fields>
        <name>ODR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>GPIO Pull-Up Select</description>
        <fields></fields>
        <name>PUR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>GPIO Pull-Down Select</description>
        <fields></fields>
        <name>PDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>GPIO Slew Rate Control Select</description>
        <fields></fields>
        <name>SLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>GPIO Digital Enable</description>
        <fields></fields>
        <name>DEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>GPIO Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GPIO Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is unlocked and may be modified</description>
                <name>GPIO_LOCK_UNLOCKED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The GPIOCR register is locked and may not be modified</description>
                <name>GPIO_LOCK_LOCKED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_LOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x524</addressOffset>
        <description>GPIO Commit</description>
        <fields></fields>
        <name>CR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>GPIO Analog Mode Select</description>
        <fields></fields>
        <name>AMSEL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x52C</addressOffset>
        <description>GPIO Port Control</description>
        <fields></fields>
        <name>PCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>GPIO ADC Control</description>
        <fields></fields>
        <name>ADCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>GPIO DMA Control</description>
        <fields></fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>GPIO Select Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Summary Interrupt</description>
            <name>GPIO_SI_SUM</name>
          </field>
        </fields>
        <name>SI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>GPIO 12-mA Drive Select</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Output Pad 12-mA Drive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3</description>
                <name>GPIO_DR12R_DRV12_12MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_DR12R_DRV12</name>
          </field>
        </fields>
        <name>DR12R</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>GPIO Wake Pin Enable</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Enable</description>
            <name>GPIO_WAKEPEN_WAKEP4</name>
          </field>
        </fields>
        <name>WAKEPEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>GPIO Wake Level</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Level</description>
            <name>GPIO_WAKELVL_WAKELVL4</name>
          </field>
        </fields>
        <name>WAKELVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x548</addressOffset>
        <description>GPIO Wake Status</description>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>P[4] Wake Status</description>
            <name>GPIO_WAKESTAT_STAT4</name>
          </field>
        </fields>
        <name>WAKESTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPIO Peripheral Property</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Drive Enable</description>
            <name>GPIO_PP_EDE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>GPIO Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal</description>
                <name>GPIO_PC_EDM0_DISABLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An additional 6 mA option is provided</description>
                <name>GPIO_PC_EDM0_6MA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA</description>
                <name>GPIO_PC_EDM0_PLUS2MA</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPIO_PC_EDM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 1</description>
            <name>GPIO_PC_EDM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 2</description>
            <name>GPIO_PC_EDM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 3</description>
            <name>GPIO_PC_EDM3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 4</description>
            <name>GPIO_PC_EDM4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 5</description>
            <name>GPIO_PC_EDM5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 6</description>
            <name>GPIO_PC_EDM6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Extended Drive Mode Bit 7</description>
            <name>GPIO_PC_EDM7</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400AF000</baseAddress>
    <description>Register map for EEPROM peripheral</description>
    <groupName>EEPROM</groupName>
    <interrupts></interrupts>
    <name>EEPROM</name>
    <prependToName>EEPROM</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>EEPROM Size Information</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Number of 32-Bit Words</description>
            <name>EEPROM_EESIZE_WORDCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Number of 16-Word Blocks</description>
            <name>EEPROM_EESIZE_BLKCNT</name>
          </field>
        </fields>
        <name>EESIZE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>EEPROM Current Block</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Current Block</description>
            <name>EEPROM_EEBLOCK_BLOCK</name>
          </field>
        </fields>
        <name>EEBLOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>EEPROM Current Offset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Current Address Offset</description>
            <name>EEPROM_EEOFFSET_OFFSET</name>
          </field>
        </fields>
        <name>EEOFFSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>EEPROM Read-Write</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>EEPROM Read or Write Data</description>
            <name>EEPROM_EERDWR_VALUE</name>
          </field>
        </fields>
        <name>EERDWR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>EEPROM Read-Write with Increment</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>EEPROM Read or Write Data with Increment</description>
            <name>EEPROM_EERDWRINC_VALUE</name>
          </field>
        </fields>
        <name>EERDWRINC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>EEPROM Done Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Working</description>
            <name>EEPROM_EEDONE_WORKING</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Working on an Erase</description>
            <name>EEPROM_EEDONE_WKERASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Working on a Copy</description>
            <name>EEPROM_EEDONE_WKCOPY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Without Permission</description>
            <name>EEPROM_EEDONE_NOPERM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Busy</description>
            <name>EEPROM_EEDONE_WRBUSY</name>
          </field>
        </fields>
        <name>EEDONE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>EEPROM Support Control and Status</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase Must Be Retried</description>
            <name>EEPROM_EESUPP_ERETRY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programming Must Be Retried</description>
            <name>EEPROM_EESUPP_PRETRY</name>
          </field>
        </fields>
        <name>EESUPP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>EEPROM Unlock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>EEPROM Unlock</description>
            <name>EEPROM_EEUNLOCK_UNLOCK</name>
          </field>
        </fields>
        <name>EEUNLOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>EEPROM Protection</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Protection Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>This setting is the default. If there is no password, the block is not protected and is readable and writable</description>
                <name>EEPROM_EEPROT_PROT_RWNPW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If there is a password, the block is readable or writable only when unlocked</description>
                <name>EEPROM_EEPROT_PROT_RWPW</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If there is no password, the block is readable, not writable</description>
                <name>EEPROM_EEPROT_PROT_RONPW</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EEPROM_EEPROT_PROT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Control</description>
            <name>EEPROM_EEPROT_ACC</name>
          </field>
        </fields>
        <name>EEPROT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>EEPROM Password</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Password</description>
            <name>EEPROM_EEPASS0_PASS</name>
          </field>
        </fields>
        <name>EEPASS0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>EEPROM Password</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Password</description>
            <name>EEPROM_EEPASS1_PASS</name>
          </field>
        </fields>
        <name>EEPASS1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>EEPROM Password</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Password</description>
            <name>EEPROM_EEPASS2_PASS</name>
          </field>
        </fields>
        <name>EEPASS2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>EEPROM Interrupt</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <name>EEPROM_EEINT_INT</name>
          </field>
        </fields>
        <name>EEINT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>EEPROM Block Hide 0</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>Hide Block</description>
            <name>EEPROM_EEHIDE0_HN</name>
          </field>
        </fields>
        <name>EEHIDE0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>EEPROM Block Hide 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hide Block</description>
            <name>EEPROM_EEHIDE1_HN</name>
          </field>
        </fields>
        <name>EEHIDE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>EEPROM Block Hide 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hide Block</description>
            <name>EEPROM_EEHIDE2_HN</name>
          </field>
        </fields>
        <name>EEHIDE2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>EEPROM Debug Mass Erase</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mass Erase</description>
            <name>EEPROM_EEDBGME_ME</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Erase Key</description>
            <name>EEPROM_EEDBGME_KEY</name>
          </field>
        </fields>
        <name>EEDBGME</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>EEPROM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>EEPROM Size</description>
            <name>EEPROM_PP_SIZE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400B6000</baseAddress>
    <description>Register map for ONEWIRE0 peripheral</description>
    <groupName>ONEWIRE</groupName>
    <interrupts>
      <interrupt>
        <name>ONEWIRE0</name>
        <value>0x69</value>
      </interrupt>
    </interrupts>
    <name>ONEWIRE0</name>
    <prependToName>ONEWIRE0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>1-Wire Control and Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Request</description>
            <name>ONEWIRE_CS_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Operation Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation</description>
                <name>ONEWIRE_CS_OP_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Read</description>
                <name>ONEWIRE_CS_OP_RD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write</description>
                <name>ONEWIRE_CS_OP_WR</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write/Read</description>
                <name>ONEWIRE_CS_OP_WRRD</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ONEWIRE_CS_OP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Data Operation Size</description>
            <name>ONEWIRE_CS_SZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overdrive Enable</description>
            <name>ONEWIRE_CS_ODRV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Late Sample Enable</description>
            <name>ONEWIRE_CS_LSAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Skip Answer-to-Reset Enable</description>
            <name>ONEWIRE_CS_SKATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy Status</description>
            <name>ONEWIRE_CS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Answer-to-Reset Status</description>
            <name>ONEWIRE_CS_NOATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STUCK Status</description>
            <name>ONEWIRE_CS_STUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Last Byte Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 bits (1 byte)</description>
                <name>ONEWIRE_CS_BSIZE_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 bit</description>
                <name>ONEWIRE_CS_BSIZE_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 bits</description>
                <name>ONEWIRE_CS_BSIZE_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 bits</description>
                <name>ONEWIRE_CS_BSIZE_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 bits</description>
                <name>ONEWIRE_CS_BSIZE_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bits</description>
                <name>ONEWIRE_CS_BSIZE_5</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 bits</description>
                <name>ONEWIRE_CS_BSIZE_6</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bits</description>
                <name>ONEWIRE_CS_BSIZE_7</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ONEWIRE_CS_BSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Alternate Polarity Enable</description>
            <name>ONEWIRE_CS_ALTP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Two Wire Enable</description>
            <name>ONEWIRE_CS_USEALT</name>
          </field>
        </fields>
        <name>CS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>1-Wire Timing Override</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Reset Low Time</description>
            <name>ONEWIRE_TIM_RSTTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Answer-to-Reset/Rest Period</description>
            <name>ONEWIRE_TIM_ATRTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Answer-to-Reset Sample</description>
            <name>ONEWIRE_TIM_ATRSAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Sample Time</description>
            <name>ONEWIRE_TIM_W1SAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Rest Time</description>
            <name>ONEWIRE_TIM_W0REST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Value '0' Timing</description>
            <name>ONEWIRE_TIM_W0TIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Value '1' Timing</description>
            <name>ONEWIRE_TIM_W1TIM</name>
          </field>
        </fields>
        <name>TIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>1-Wire Data Write</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Lowest Data Byte</description>
            <name>ONEWIRE_DATW_B0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Lower Middle Data Byte</description>
            <name>ONEWIRE_DATW_B1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Upper Middle Data Byte</description>
            <name>ONEWIRE_DATW_B2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Upper Data Byte</description>
            <name>ONEWIRE_DATW_B3</name>
          </field>
        </fields>
        <name>DATW</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>1-Wire Data Read</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Lowest Data Byte</description>
            <name>ONEWIRE_DATR_B0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Lower Middle Data Byte</description>
            <name>ONEWIRE_DATR_B1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Upper Middle Data Byte</description>
            <name>ONEWIRE_DATR_B2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Upper Data Byte</description>
            <name>ONEWIRE_DATR_B3</name>
          </field>
        </fields>
        <name>DATR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>1-Wire Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Interrupt Mask</description>
            <name>ONEWIRE_IM_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Operation Complete Interrupt Mask</description>
            <name>ONEWIRE_IM_OPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Answer-to-Reset Interrupt Mask</description>
            <name>ONEWIRE_IM_NOATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stuck Status Interrupt Mask</description>
            <name>ONEWIRE_IM_STUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Done Interrupt Mask</description>
            <name>ONEWIRE_IM_DMA</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>1-Wire Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Raw Interrupt Status</description>
            <name>ONEWIRE_RIS_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Operation Complete Raw Interrupt Status</description>
            <name>ONEWIRE_RIS_OPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Answer-to-Reset Raw Interrupt Status</description>
            <name>ONEWIRE_RIS_NOATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stuck Status Raw Interrupt Status</description>
            <name>ONEWIRE_RIS_STUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Done Raw Interrupt Status</description>
            <name>ONEWIRE_RIS_DMA</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>1-Wire Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Interrupt Mask</description>
            <name>ONEWIRE_MIS_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Operation Complete Masked Interrupt Status</description>
            <name>ONEWIRE_MIS_OPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Answer-to-Reset Masked Interrupt Status</description>
            <name>ONEWIRE_MIS_NOATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stuck Status Masked Interrupt Status</description>
            <name>ONEWIRE_MIS_STUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Done Masked Interrupt Status</description>
            <name>ONEWIRE_MIS_DMA</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>1-Wire Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Interrupt Clear</description>
            <name>ONEWIRE_ICR_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Operation Complete Interrupt Clear</description>
            <name>ONEWIRE_ICR_OPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Answer-to-Reset Interrupt Clear</description>
            <name>ONEWIRE_ICR_NOATR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stuck Status Interrupt Clear</description>
            <name>ONEWIRE_ICR_STUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Done Interrupt Clear</description>
            <name>ONEWIRE_ICR_DMA</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>1-Wire uDMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Reset</description>
            <name>ONEWIRE_DMA_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>uDMA Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>uDMA disabled</description>
                <name>ONEWIRE_DMA_DMAOP_DIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>uDMA single read: 1-Wire requests uDMA to read ONEWIREDATR register after each read transaction</description>
                <name>ONEWIRE_DMA_DMAOP_RDSNG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>uDMA multiple write: 1-Wire requests uDMA to load whenever the ONEWIREDATW register is empty</description>
                <name>ONEWIRE_DMA_DMAOP_WRMUL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>uDMA multiple read: An initial read occurs and subsequent reads start after uDMA has read the ONEWIREDATR register</description>
                <name>ONEWIRE_DMA_DMAOP_RDMUL</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ONEWIRE_DMA_DMAOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Scatter-Gather Enable</description>
            <name>ONEWIRE_DMA_SG</name>
          </field>
        </fields>
        <name>DMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>1-Wire Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>1-Wire Bus Count</description>
            <name>ONEWIRE_PP_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Present</description>
            <name>ONEWIRE_PP_DMAP</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400B8000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C8</name>
        <value>0x6D</value>
      </interrupt>
    </interrupts>
    <name>I2C8</name>
    <prependToName>I2C8</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400B9000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C9</name>
        <value>0x6E</value>
      </interrupt>
    </interrupts>
    <name>I2C9</name>
    <prependToName>I2C9</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C0000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C4</name>
        <value>0x46</value>
      </interrupt>
    </interrupts>
    <name>I2C4</name>
    <prependToName>I2C4</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C1000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C5</name>
        <value>0x47</value>
      </interrupt>
    </interrupts>
    <name>I2C5</name>
    <prependToName>I2C5</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C2000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C6</name>
        <value>0x66</value>
      </interrupt>
    </interrupts>
    <name>I2C6</name>
    <prependToName>I2C6</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400C3000</baseAddress>
    <derivedFrom>I2C0</derivedFrom>
    <description>Register map for I2C0 peripheral</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C7</name>
        <value>0x67</value>
      </interrupt>
    </interrupts>
    <name>I2C7</name>
    <prependToName>I2C7</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Master Slave Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive not send</description>
            <name>I2C_MSA_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Address</description>
            <name>I2C_MSA_SA</name>
          </field>
        </fields>
        <name>MSA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Enable</description>
            <name>I2C_MCS_RUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate START</description>
            <name>I2C_MCS_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Address</description>
            <name>I2C_MCS_ADRACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Acknowledge Enable</description>
            <name>I2C_MCS_ACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <name>I2C_MCS_ARBLST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Idle</description>
            <name>I2C_MCS_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Enable</description>
            <name>I2C_MCS_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Error</description>
            <name>I2C_MCS_CLKTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_MCS_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_MCS_ACTDMARX</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Master Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Busy</description>
            <name>I2C_MCS_BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error</description>
            <name>I2C_MCS_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Generate STOP</description>
            <name>I2C_MCS_STOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Data</description>
            <name>I2C_MCS_DATACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MCS_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command</description>
            <name>I2C_MCS_QCMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <name>I2C_MCS_BUSBSY</name>
          </field>
        </fields>
        <name>MCS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C Master Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>This byte contains the data transferred during a transaction</description>
            <name>I2C_MDR_DATA</name>
          </field>
        </fields>
        <name>MDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Master Timer Period</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Timer Period</description>
            <name>I2C_MTPR_TPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Enable</description>
            <name>I2C_MTPR_HS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Glitch Suppression Pulse Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>I2C_MTPR_PULSEL_BYPASS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 clock</description>
                <name>I2C_MTPR_PULSEL_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 clocks</description>
                <name>I2C_MTPR_PULSEL_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 clocks</description>
                <name>I2C_MTPR_PULSEL_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 clocks</description>
                <name>I2C_MTPR_PULSEL_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 clocks</description>
                <name>I2C_MTPR_PULSEL_8</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 clocks</description>
                <name>I2C_MTPR_PULSEL_16</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 clocks</description>
                <name>I2C_MTPR_PULSEL_31</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C_MTPR_PULSEL</name>
          </field>
        </fields>
        <name>MTPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>I2C Master Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Mask</description>
            <name>I2C_MIMR_IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Mask</description>
            <name>I2C_MIMR_CLKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_MIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MIMR_NACKIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MIMR_ARBLOSTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MIMR_RXFFIM</name>
          </field>
        </fields>
        <name>MIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>I2C Master Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Raw Interrupt Status</description>
            <name>I2C_MRIS_RIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Raw Interrupt Status</description>
            <name>I2C_MRIS_CLKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_MRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Raw Interrupt Status</description>
            <name>I2C_MRIS_NACKRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Raw Interrupt Status</description>
            <name>I2C_MRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Raw Interrupt Status</description>
            <name>I2C_MRIS_ARBLOSTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_MRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_MRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_MRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_MRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>MRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>I2C Master Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Masked Interrupt Status</description>
            <name>I2C_MMIS_MIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Masked Interrupt Status</description>
            <name>I2C_MMIS_CLKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Status</description>
            <name>I2C_MMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Status</description>
            <name>I2C_MMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Mask</description>
            <name>I2C_MMIS_NACKMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Mask</description>
            <name>I2C_MMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Mask</description>
            <name>I2C_MMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Mask</description>
            <name>I2C_MMIS_ARBLOSTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_MMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_MMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_MMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_MMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>MMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>I2C Master Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Interrupt Clear</description>
            <name>I2C_MICR_IC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Timeout Interrupt Clear</description>
            <name>I2C_MICR_CLKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_MICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_MICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address/Data NACK Interrupt Clear</description>
            <name>I2C_MICR_NACKIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>START Detection Interrupt Clear</description>
            <name>I2C_MICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>STOP Detection Interrupt Clear</description>
            <name>I2C_MICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost Interrupt Clear</description>
            <name>I2C_MICR_ARBLOSTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Clear</description>
            <name>I2C_MICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Clear</description>
            <name>I2C_MICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Clear</description>
            <name>I2C_MICR_RXFFIC</name>
          </field>
        </fields>
        <name>MICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>I2C Master Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Loopback</description>
            <name>I2C_MCR_LPBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Master Function Enable</description>
            <name>I2C_MCR_MFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Function Enable</description>
            <name>I2C_MCR_SFE</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>I2C Master Clock Low Timeout Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Count</description>
            <name>I2C_MCLKOCNT_CNTL</name>
          </field>
        </fields>
        <name>MCLKOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>I2C Master Bus Monitor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SCL Status</description>
            <name>I2C_MBMON_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C SDA Status</description>
            <name>I2C_MBMON_SDA</name>
          </field>
        </fields>
        <name>MBMON</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>I2C Master Burst Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Burst Length</description>
            <name>I2C_MBLEN_CNTL</name>
          </field>
        </fields>
        <name>MBLEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>I2C Master Burst Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C Master Burst Count</description>
            <name>I2C_MBCNT_CNTL</name>
          </field>
        </fields>
        <name>MBCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>I2C Slave Own Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address</description>
            <name>I2C_SOAR_OAR</name>
          </field>
        </fields>
        <name>SOAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request</description>
            <name>I2C_SCSR_RREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Enable</description>
            <name>I2C_SCSR_TXFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>First Byte Received</description>
            <name>I2C_SCSR_FBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OAR2 Address Matched</description>
            <name>I2C_SCSR_OAR2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Status</description>
            <name>I2C_SCSR_QCMDST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quick Command Read / Write</description>
            <name>I2C_SCSR_QCMDRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Active Status</description>
            <name>I2C_SCSR_ACTDMATX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Active Status</description>
            <name>I2C_SCSR_ACTDMARX</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <alternateGroup>I2C0_ALT</alternateGroup>
        <description>I2C Slave Control/Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device Active</description>
            <name>I2C_SCSR_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request</description>
            <name>I2C_SCSR_TREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Enable</description>
            <name>I2C_SCSR_RXFIFO</name>
          </field>
        </fields>
        <name>SCSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>I2C Slave Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data for Transfer</description>
            <name>I2C_SDR_DATA</name>
          </field>
        </fields>
        <name>SDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>I2C Slave Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Mask</description>
            <name>I2C_SIMR_DATAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Mask</description>
            <name>I2C_SIMR_STARTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Mask</description>
            <name>I2C_SIMR_STOPIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMARXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Mask</description>
            <name>I2C_SIMR_DMATXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_TXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SIMR_RXIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SIMR_TXFEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SIMR_RXFFIM</name>
          </field>
        </fields>
        <name>SIMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>I2C Slave Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Raw Interrupt Status</description>
            <name>I2C_SRIS_DATARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STARTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Raw Interrupt Status</description>
            <name>I2C_SRIS_STOPRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMARXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Raw Interrupt Status</description>
            <name>I2C_SRIS_DMATXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Raw Interrupt Status</description>
            <name>I2C_SRIS_TXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Raw Interrupt Status</description>
            <name>I2C_SRIS_RXRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Raw Interrupt Status</description>
            <name>I2C_SRIS_TXFERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Raw Interrupt Status</description>
            <name>I2C_SRIS_RXFFRIS</name>
          </field>
        </fields>
        <name>SRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>I2C Slave Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Masked Interrupt Status</description>
            <name>I2C_SMIS_DATAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STARTMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Masked Interrupt Status</description>
            <name>I2C_SMIS_STOPMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMARXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Masked Interrupt Status</description>
            <name>I2C_SMIS_DMATXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_TXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Request Interrupt Mask</description>
            <name>I2C_SMIS_RXMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SMIS_TXFEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SMIS_RXFFMIS</name>
          </field>
        </fields>
        <name>SMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x818</addressOffset>
        <description>I2C Slave Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Interrupt Clear</description>
            <name>I2C_SICR_DATAIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Condition Interrupt Clear</description>
            <name>I2C_SICR_STARTIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Condition Interrupt Clear</description>
            <name>I2C_SICR_STOPIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive DMA Interrupt Clear</description>
            <name>I2C_SICR_DMARXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit DMA Interrupt Clear</description>
            <name>I2C_SICR_DMATXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Request Interrupt Mask</description>
            <name>I2C_SICR_TXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Request Interrupt Mask</description>
            <name>I2C_SICR_RXIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Empty Interrupt Mask</description>
            <name>I2C_SICR_TXFEIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Full Interrupt Mask</description>
            <name>I2C_SICR_RXFFIC</name>
          </field>
        </fields>
        <name>SICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>I2C Slave Own Address 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>I2C Slave Own Address 2</description>
            <name>I2C_SOAR2_OAR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave Own Address 2 Enable</description>
            <name>I2C_SOAR2_OAR2EN</name>
          </field>
        </fields>
        <name>SOAR2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>I2C Slave ACK Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Enable</description>
            <name>I2C_SACKCTL_ACKOEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Slave ACK Override Value</description>
            <name>I2C_SACKCTL_ACKOVAL</name>
          </field>
        </fields>
        <name>SACKCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF00</addressOffset>
        <description>I2C FIFO Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>I2C TX FIFO Write Data Byte</description>
            <name>I2C_FIFODATA_DATA</name>
          </field>
        </fields>
        <name>FIFODATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF04</addressOffset>
        <description>I2C FIFO Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TX FIFO Trigger</description>
            <name>I2C_FIFOCTL_TXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA TX Channel Enable</description>
            <name>I2C_FIFOCTL_DMATXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Flush</description>
            <name>I2C_FIFOCTL_TXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Control Assignment</description>
            <name>I2C_FIFOCTL_TXASGNMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>RX FIFO Trigger</description>
            <name>I2C_FIFOCTL_RXTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA RX Channel Enable</description>
            <name>I2C_FIFOCTL_DMARXENA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Flush</description>
            <name>I2C_FIFOCTL_RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Control Assignment</description>
            <name>I2C_FIFOCTL_RXASGNMT</name>
          </field>
        </fields>
        <name>FIFOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF08</addressOffset>
        <description>I2C FIFO Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Full</description>
            <name>I2C_FIFOSTATUS_TXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX FIFO Below Trigger Level</description>
            <name>I2C_FIFOSTATUS_TXBLWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Empty</description>
            <name>I2C_FIFOSTATUS_RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Full</description>
            <name>I2C_FIFOSTATUS_RXFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX FIFO Above Trigger Level</description>
            <name>I2C_FIFOSTATUS_RXABVTRIG</name>
          </field>
        </fields>
        <name>FIFOSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>I2C Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PP_HS</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>I2C Peripheral Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Capable</description>
            <name>I2C_PC_HS</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400D0000</baseAddress>
    <description>Register map for EPI0 peripheral</description>
    <groupName>EPI</groupName>
    <interrupts>
      <interrupt>
        <name>EPI0</name>
        <value>0x32</value>
      </interrupt>
    </interrupts>
    <name>EPI0</name>
    <prependToName>EPI0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>EPI Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>General Purpose</description>
                <name>EPI_CFG_MODE_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SDRAM</description>
                <name>EPI_CFG_MODE_SDRAM</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-Bit Host-Bus (HB8)</description>
                <name>EPI_CFG_MODE_HB8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-Bit Host-Bus (HB16)</description>
                <name>EPI_CFG_MODE_HB16</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_CFG_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Block Enable</description>
            <name>EPI_CFG_BLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Integer Clock Divider Enable</description>
            <name>EPI_CFG_INTDIV</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>EPI Main Baud Rate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Baud Rate Counter 0</description>
            <name>EPI_BAUD_COUNT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Baud Rate Counter 1</description>
            <name>EPI_BAUD_COUNT1</name>
          </field>
        </fields>
        <name>BAUD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>EPI Main Baud Rate</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CS2n Baud Rate Counter 0</description>
            <name>EPI_BAUD2_COUNT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>CS3n Baud Rate Counter 1</description>
            <name>EPI_BAUD2_COUNT1</name>
          </field>
        </fields>
        <name>BAUD2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>EPI_ALT16</alternateGroup>
        <description>EPI Host-Bus 16 Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[15:0]</description>
                <name>EPI_HB16CFG_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[15:0]</description>
                <name>EPI_HB16CFG_MODE_ADNMUX</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous Read - D[15:0]</description>
                <name>EPI_HB16CFG_MODE_SRAM</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>XFIFO - D[15:0]</description>
                <name>EPI_HB16CFG_MODE_XFIFO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Byte Select Configuration</description>
            <name>EPI_HB16CFG_BSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB16CFG_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB16CFG_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB16CFG_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB16CFG_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB16CFG_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB16CFG_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB16CFG_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB16CFG_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Maximum Wait</description>
            <name>EPI_HB16CFG_MAXWAIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Burst Mode</description>
            <name>EPI_HB16CFG_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PSRAM Configuration Register Read</description>
            <name>EPI_HB16CFG_RDCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PSRAM Configuration Register Write</description>
            <name>EPI_HB16CFG_WRCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALE Strobe Polarity</description>
            <name>EPI_HB16CFG_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>READ Strobe Polarity</description>
            <name>EPI_HB16CFG_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRITE Strobe Polarity</description>
            <name>EPI_HB16CFG_WRHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO EMPTY Enable</description>
            <name>EPI_HB16CFG_XFEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO FULL Enable</description>
            <name>EPI_HB16CFG_XFFEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Invert</description>
            <name>EPI_HB16CFG_IRDYINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Enable</description>
            <name>EPI_HB16CFG_RDYEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Output Clock Enable</description>
            <name>EPI_HB16CFG_CLKINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Gated Idle</description>
            <name>EPI_HB16CFG_CLKGATEI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Gated</description>
            <name>EPI_HB16CFG_CLKGATE</name>
          </field>
        </fields>
        <name>HB16CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>EPI General-Purpose Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Size of Data Bus</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 Bits Wide (EPI0S0 to EPI0S7)</description>
                <name>EPI_GPCFG_DSIZE_4BIT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 Bits Wide (EPI0S0 to EPI0S15)</description>
                <name>EPI_GPCFG_DSIZE_16BIT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>24 Bits Wide (EPI0S0 to EPI0S23)</description>
                <name>EPI_GPCFG_DSIZE_24BIT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 Bits Wide (EPI0S0 to EPI0S31)</description>
                <name>EPI_GPCFG_DSIZE_32BIT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_GPCFG_DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Address Bus Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No address</description>
                <name>EPI_GPCFG_ASIZE_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Up to 4 bits wide</description>
                <name>EPI_GPCFG_ASIZE_4BIT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Up to 12 bits wide. This size cannot be used with 24-bit data</description>
                <name>EPI_GPCFG_ASIZE_12BIT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Up to 20 bits wide. This size cannot be used with data sizes other than 8</description>
                <name>EPI_GPCFG_ASIZE_20BIT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_GPCFG_ASIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>2-Cycle Writes</description>
            <name>EPI_GPCFG_WR2CYC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Count</description>
            <name>EPI_GPCFG_FRMCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>50/50 Frame</description>
            <name>EPI_GPCFG_FRM50</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Gated</description>
            <name>EPI_GPCFG_CLKGATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Pin</description>
            <name>EPI_GPCFG_CLKPIN</name>
          </field>
        </fields>
        <name>GPCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>EPI_ALTSD</alternateGroup>
        <description>EPI SDRAM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Size of SDRAM</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 megabits (8MB)</description>
                <name>EPI_SDRAMCFG_SIZE_8MB</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 megabits (16MB)</description>
                <name>EPI_SDRAMCFG_SIZE_16MB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 megabits (32MB)</description>
                <name>EPI_SDRAMCFG_SIZE_32MB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 megabits (64MB)</description>
                <name>EPI_SDRAMCFG_SIZE_64MB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_SDRAMCFG_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sleep Mode</description>
            <name>EPI_SDRAMCFG_SLEEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Refresh Counter</description>
            <name>EPI_SDRAMCFG_RFSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>EPI Frequency Range</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0 - 15 MHz</description>
                <name>EPI_SDRAMCFG_FREQ_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15 - 30 MHz</description>
                <name>EPI_SDRAMCFG_FREQ_15MHZ</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>30 - 50 MHz</description>
                <name>EPI_SDRAMCFG_FREQ_30MHZ</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_SDRAMCFG_FREQ</name>
          </field>
        </fields>
        <name>SDRAMCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>EPI_ALT8</alternateGroup>
        <description>EPI Host-Bus 8 Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[7:0]</description>
                <name>EPI_HB8CFG_MODE_MUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[7:0]</description>
                <name>EPI_HB8CFG_MODE_NMUX</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous Read - D[7:0]</description>
                <name>EPI_HB8CFG_MODE_SRAM</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>XFIFO - D[7:0]</description>
                <name>EPI_HB8CFG_MODE_FIFO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB8CFG_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB8CFG_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB8CFG_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB8CFG_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB8CFG_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB8CFG_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB8CFG_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB8CFG_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Maximum Wait</description>
            <name>EPI_HB8CFG_MAXWAIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ALE Strobe Polarity</description>
            <name>EPI_HB8CFG_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>READ Strobe Polarity</description>
            <name>EPI_HB8CFG_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRITE Strobe Polarity</description>
            <name>EPI_HB8CFG_WRHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO EMPTY Enable</description>
            <name>EPI_HB8CFG_XFEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO FULL Enable</description>
            <name>EPI_HB8CFG_XFFEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Invert</description>
            <name>EPI_HB8CFG_IRDYINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Enable</description>
            <name>EPI_HB8CFG_RDYEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Output Clock Enable</description>
            <name>EPI_HB8CFG_CLKINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Gated when Idle</description>
            <name>EPI_HB8CFG_CLKGATEI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Gated</description>
            <name>EPI_HB8CFG_CLKGATE</name>
          </field>
        </fields>
        <name>HB8CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <alternateGroup>EPI_ALT8</alternateGroup>
        <description>EPI Host-Bus 8 Configuration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[7:0]</description>
                <name>EPI_HB8CFG2_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[7:0]</description>
                <name>EPI_HB8CFG2_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG2_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB8CFG2_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB8CFG2_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB8CFG2_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB8CFG2_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG2_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB8CFG2_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB8CFG2_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB8CFG2_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB8CFG2_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG2_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n ALE Strobe Polarity</description>
            <name>EPI_HB8CFG2_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n READ Strobe Polarity</description>
            <name>EPI_HB8CFG2_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n WRITE Strobe Polarity</description>
            <name>EPI_HB8CFG2_WRHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Chip Select Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ALE Configuration</description>
                <name>EPI_HB8CFG2_CSCFG_ALE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CSn Configuration</description>
                <name>EPI_HB8CFG2_CSCFG_CS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Dual CSn Configuration</description>
                <name>EPI_HB8CFG2_CSCFG_DCS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ALE with Dual CSn Configuration</description>
                <name>EPI_HB8CFG2_CSCFG_ADCS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG2_CSCFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select Baud Rate and Multiple Sub-Mode Configuration enable</description>
            <name>EPI_HB8CFG2_CSBAUD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select Extended Configuration</description>
            <name>EPI_HB8CFG2_CSCFGEXT</name>
          </field>
        </fields>
        <name>HB8CFG2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <alternateGroup>EPI_ALT16</alternateGroup>
        <description>EPI Host-Bus 16 Configuration 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[15:0]</description>
                <name>EPI_HB16CFG2_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[15:0]</description>
                <name>EPI_HB16CFG2_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG2_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB16CFG2_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB16CFG2_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB16CFG2_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB16CFG2_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG2_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB16CFG2_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB16CFG2_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB16CFG2_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB16CFG2_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG2_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n Burst Mode</description>
            <name>EPI_HB16CFG2_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n PSRAM Configuration Register Read</description>
            <name>EPI_HB16CFG2_RDCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n PSRAM Configuration Register Write</description>
            <name>EPI_HB16CFG2_WRCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n ALE Strobe Polarity</description>
            <name>EPI_HB16CFG2_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n READ Strobe Polarity</description>
            <name>EPI_HB16CFG2_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n WRITE Strobe Polarity</description>
            <name>EPI_HB16CFG2_WRHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Chip Select Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ALE Configuration</description>
                <name>EPI_HB16CFG2_CSCFG_ALE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CSn Configuration</description>
                <name>EPI_HB16CFG2_CSCFG_CS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Dual CSn Configuration</description>
                <name>EPI_HB16CFG2_CSCFG_DCS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ALE with Dual CSn Configuration</description>
                <name>EPI_HB16CFG2_CSCFG_ADCS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG2_CSCFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select Baud Rate and Multiple Sub-Mode Configuration enable</description>
            <name>EPI_HB16CFG2_CSBAUD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select Extended Configuration</description>
            <name>EPI_HB16CFG2_CSCFGEXT</name>
          </field>
        </fields>
        <name>HB16CFG2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>EPI Address Map</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External RAM Address</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not mapped</description>
                <name>EPI_ADDRMAP_ERADR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At 0x6000.0000</description>
                <name>EPI_ADDRMAP_ERADR_6000</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At 0x8000.0000</description>
                <name>EPI_ADDRMAP_ERADR_8000</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only to be used with Host Bus quad chip select. In quad chip select mode, CS0n maps to 0x6000.0000 and CS1n maps to 0x8000.0000</description>
                <name>EPI_ADDRMAP_ERADR_HBQS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_ERADR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External RAM Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                <name>EPI_ADDRMAP_ERSZ_256B</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                <name>EPI_ADDRMAP_ERSZ_64KB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                <name>EPI_ADDRMAP_ERSZ_16MB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 MB; lower address range: 0x000.0000 to 0xFFF.FFFF</description>
                <name>EPI_ADDRMAP_ERSZ_256MB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_ERSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External Peripheral Address</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not mapped</description>
                <name>EPI_ADDRMAP_EPADR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At 0xA000.0000</description>
                <name>EPI_ADDRMAP_EPADR_A000</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At 0xC000.0000</description>
                <name>EPI_ADDRMAP_EPADR_C000</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only to be used with Host Bus quad chip select. In quad chip select mode, CS2n maps to 0xA000.0000 and CS3n maps to 0xC000.0000</description>
                <name>EPI_ADDRMAP_EPADR_HBQS</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_EPADR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External Peripheral Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                <name>EPI_ADDRMAP_EPSZ_256B</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                <name>EPI_ADDRMAP_EPSZ_64KB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                <name>EPI_ADDRMAP_EPSZ_16MB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 MB; lower address range: 0x000.0000 to 0xFFF.FFFF</description>
                <name>EPI_ADDRMAP_EPSZ_256MB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_EPSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External Code Address</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not mapped</description>
                <name>EPI_ADDRMAP_ECADR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At 0x1000.0000</description>
                <name>EPI_ADDRMAP_ECADR_1000</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_ECADR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External Code Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 bytes; lower address range: 0x00 to 0xFF</description>
                <name>EPI_ADDRMAP_ECSZ_256B</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 KB; lower address range: 0x0000 to 0xFFFF</description>
                <name>EPI_ADDRMAP_ECSZ_64KB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 MB; lower address range: 0x00.0000 to 0xFF.FFFF</description>
                <name>EPI_ADDRMAP_ECSZ_16MB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256MB; lower address range: 0x000.0000 to 0x0FFF.FFFF</description>
                <name>EPI_ADDRMAP_ECSZ_256MB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_ADDRMAP_ECSZ</name>
          </field>
        </fields>
        <name>ADDRMAP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>EPI Read Size 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Current Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte (8 bits)</description>
                <name>EPI_RSIZE0_SIZE_8BIT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Half-word (16 bits)</description>
                <name>EPI_RSIZE0_SIZE_16BIT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Word (32 bits)</description>
                <name>EPI_RSIZE0_SIZE_32BIT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_RSIZE0_SIZE</name>
          </field>
        </fields>
        <name>RSIZE0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>EPI Read Address 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Address</description>
            <name>EPI_RADDR0_ADDR</name>
          </field>
        </fields>
        <name>RADDR0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>EPI Non-Blocking Read Data 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Post Count</description>
            <name>EPI_RPSTD0_POSTCNT</name>
          </field>
        </fields>
        <name>RPSTD0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>EPI Read Size 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Current Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte (8 bits)</description>
                <name>EPI_RSIZE1_SIZE_8BIT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Half-word (16 bits)</description>
                <name>EPI_RSIZE1_SIZE_16BIT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Word (32 bits)</description>
                <name>EPI_RSIZE1_SIZE_32BIT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_RSIZE1_SIZE</name>
          </field>
        </fields>
        <name>RSIZE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>EPI Read Address 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Address</description>
            <name>EPI_RADDR1_ADDR</name>
          </field>
        </fields>
        <name>RADDR1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>EPI Non-Blocking Read Data 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Post Count</description>
            <name>EPI_RPSTD1_POSTCNT</name>
          </field>
        </fields>
        <name>RPSTD1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>EPI Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Register Active</description>
            <name>EPI_STAT_ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Non-Blocking Read Busy</description>
            <name>EPI_STAT_NBRBUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Busy</description>
            <name>EPI_STAT_WBUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization Sequence</description>
            <name>EPI_STAT_INITSEQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO Empty</description>
            <name>EPI_STAT_XFEMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External FIFO Full</description>
            <name>EPI_STAT_XFFULL</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>EPI Read FIFO Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>FIFO Count</description>
            <name>EPI_RFIFOCNT_COUNT</name>
          </field>
        </fields>
        <name>RFIFOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>EPI Read FIFO</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO0_DATA</name>
          </field>
        </fields>
        <name>READFIFO0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>EPI Read FIFO Alias 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO1_DATA</name>
          </field>
        </fields>
        <name>READFIFO1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>EPI Read FIFO Alias 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO2_DATA</name>
          </field>
        </fields>
        <name>READFIFO2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>EPI Read FIFO Alias 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO3_DATA</name>
          </field>
        </fields>
        <name>READFIFO3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>EPI Read FIFO Alias 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO4_DATA</name>
          </field>
        </fields>
        <name>READFIFO4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>EPI Read FIFO Alias 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO5_DATA</name>
          </field>
        </fields>
        <name>READFIFO5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>EPI Read FIFO Alias 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO6_DATA</name>
          </field>
        </fields>
        <name>READFIFO6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>EPI Read FIFO Alias 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reads Data</description>
            <name>EPI_READFIFO7_DATA</name>
          </field>
        </fields>
        <name>READFIFO7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>EPI FIFO Level Selects</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Read FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 1 or more entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 2 or more entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 4 or more entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 6 or more entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_6</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 7 or more entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_7</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger when there are 8 entries in the NBRFIFO</description>
                <name>EPI_FIFOLVL_RDFIFO_8</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_FIFOLVL_RDFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Write FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is triggered while WRFIFO is empty.</description>
                <name>EPI_FIFOLVL_WRFIFO_EMPT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is triggered until there are only two slots available. Thus, trigger is deasserted when there are two WRFIFO entries present. This configuration is optimized for bursts of 2</description>
                <name>EPI_FIFOLVL_WRFIFO_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is triggered until there is one WRFIFO entry available. This configuration expects only single writes</description>
                <name>EPI_FIFOLVL_WRFIFO_1</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger interrupt when WRFIFO is not full, meaning trigger will continue to assert until there are four entries in the WRFIFO</description>
                <name>EPI_FIFOLVL_WRFIFO_NFULL</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_FIFOLVL_WRFIFO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Stall Error</description>
            <name>EPI_FIFOLVL_RSERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Full Error</description>
            <name>EPI_FIFOLVL_WFERR</name>
          </field>
        </fields>
        <name>FIFOLVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>EPI Write FIFO Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Available Write Transactions</description>
            <name>EPI_WFIFOCNT_WTAV</name>
          </field>
        </fields>
        <name>WFIFOCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208</addressOffset>
        <description>EPI DMA Transmit Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DMA Count</description>
            <name>EPI_DMATXCNT_TXCNT</name>
          </field>
        </fields>
        <name>DMATXCNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x210</addressOffset>
        <description>EPI Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Interrupt Mask</description>
            <name>EPI_IM_ERRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read FIFO Full Interrupt Mask</description>
            <name>EPI_IM_RDIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write FIFO Empty Interrupt Mask</description>
            <name>EPI_IM_WRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read uDMA Interrupt Mask</description>
            <name>EPI_IM_DMARDIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write uDMA Interrupt Mask</description>
            <name>EPI_IM_DMAWRIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x214</addressOffset>
        <description>EPI Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Raw Interrupt Status</description>
            <name>EPI_RIS_ERRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Raw Interrupt Status</description>
            <name>EPI_RIS_RDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Raw Interrupt Status</description>
            <name>EPI_RIS_WRRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read uDMA Raw Interrupt Status</description>
            <name>EPI_RIS_DMARDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write uDMA Raw Interrupt Status</description>
            <name>EPI_RIS_DMAWRRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x218</addressOffset>
        <description>EPI Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Masked Interrupt Status</description>
            <name>EPI_MIS_ERRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Masked Interrupt Status</description>
            <name>EPI_MIS_RDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Masked Interrupt Status</description>
            <name>EPI_MIS_WRMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read uDMA Masked Interrupt Status</description>
            <name>EPI_MIS_DMARDMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write uDMA Masked Interrupt Status</description>
            <name>EPI_MIS_DMAWRMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21C</addressOffset>
        <description>EPI Error and Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timeout Error</description>
            <name>EPI_EISC_TOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Stalled Error</description>
            <name>EPI_EISC_RSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write FIFO Full Error</description>
            <name>EPI_EISC_WTFULL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read uDMA Interrupt Clear</description>
            <name>EPI_EISC_DMARDIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write uDMA Interrupt Clear</description>
            <name>EPI_EISC_DMAWRIC</name>
          </field>
        </fields>
        <name>EISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x308</addressOffset>
        <description>EPI Host-Bus 8 Configuration 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[7:0]</description>
                <name>EPI_HB8CFG3_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[7:0]</description>
                <name>EPI_HB8CFG3_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG3_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB8CFG3_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB8CFG3_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB8CFG3_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB8CFG3_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG3_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB8CFG3_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB8CFG3_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB8CFG3_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB8CFG3_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG3_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n ALE Strobe Polarity</description>
            <name>EPI_HB8CFG3_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n READ Strobe Polarity</description>
            <name>EPI_HB8CFG3_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n WRITE Strobe Polarity</description>
            <name>EPI_HB8CFG3_WRHIGH</name>
          </field>
        </fields>
        <name>HB8CFG3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x308</addressOffset>
        <alternateGroup>EPI_ALT16</alternateGroup>
        <description>EPI Host-Bus 16 Configuration 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[15:0]</description>
                <name>EPI_HB16CFG3_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[15:0]</description>
                <name>EPI_HB16CFG3_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG3_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB16CFG3_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB16CFG3_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB16CFG3_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB16CFG3_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG3_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB16CFG3_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB16CFG3_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB16CFG3_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB16CFG3_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG3_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n Burst Mode</description>
            <name>EPI_HB16CFG3_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n PSRAM Configuration Register Read</description>
            <name>EPI_HB16CFG3_RDCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n PSRAM Configuration Register Write</description>
            <name>EPI_HB16CFG3_WRCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n ALE Strobe Polarity</description>
            <name>EPI_HB16CFG3_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n READ Strobe Polarity</description>
            <name>EPI_HB16CFG3_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n WRITE Strobe Polarity</description>
            <name>EPI_HB16CFG3_WRHIGH</name>
          </field>
        </fields>
        <name>HB16CFG3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30C</addressOffset>
        <description>EPI Host-Bus 16 Configuration 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[15:0]</description>
                <name>EPI_HB16CFG4_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[15:0]</description>
                <name>EPI_HB16CFG4_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG4_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB16CFG4_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB16CFG4_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB16CFG4_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB16CFG4_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG4_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB16CFG4_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB16CFG4_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB16CFG4_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB16CFG4_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16CFG4_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n Burst Mode</description>
            <name>EPI_HB16CFG4_BURST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n PSRAM Configuration Register Read</description>
            <name>EPI_HB16CFG4_RDCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n PSRAM Configuration Register Write</description>
            <name>EPI_HB16CFG4_WRCRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n ALE Strobe Polarity</description>
            <name>EPI_HB16CFG4_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n READ Strobe Polarity</description>
            <name>EPI_HB16CFG4_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n WRITE Strobe Polarity</description>
            <name>EPI_HB16CFG4_WRHIGH</name>
          </field>
        </fields>
        <name>HB16CFG4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30C</addressOffset>
        <alternateGroup>EPI_ALT8</alternateGroup>
        <description>EPI Host-Bus 8 Configuration 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Host Bus Sub-Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADMUX - AD[7:0]</description>
                <name>EPI_HB8CFG4_MODE_ADMUX</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADNONMUX - D[7:0]</description>
                <name>EPI_HB8CFG4_MODE_AD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG4_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Read Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 2 EPI clocks</description>
                <name>EPI_HB8CFG4_RDWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 4 EPI clocks</description>
                <name>EPI_HB8CFG4_RDWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 6 EPI clocks</description>
                <name>EPI_HB8CFG4_RDWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active RDn is 8 EPI clocks</description>
                <name>EPI_HB8CFG4_RDWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG4_RDWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Write Wait States</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 2 EPI clocks</description>
                <name>EPI_HB8CFG4_WRWS_2</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 4 EPI clocks</description>
                <name>EPI_HB8CFG4_WRWS_4</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 6 EPI clocks</description>
                <name>EPI_HB8CFG4_WRWS_6</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active WRn is 8 EPI clocks</description>
                <name>EPI_HB8CFG4_WRWS_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB8CFG4_WRWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n ALE Strobe Polarity</description>
            <name>EPI_HB8CFG4_ALEHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n READ Strobe Polarity</description>
            <name>EPI_HB8CFG4_RDHIGH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n WRITE Strobe Polarity</description>
            <name>EPI_HB8CFG4_WRHIGH</name>
          </field>
        </fields>
        <name>HB8CFG4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <description>EPI Host-Bus 8 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Wait State Minus One</description>
            <name>EPI_HB8TIME_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Wait State Minus One</description>
            <name>EPI_HB8TIME_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS0n Inter-transfer Capture Width</description>
            <name>EPI_HB8TIME_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS0n Input Ready Delay</description>
            <name>EPI_HB8TIME_IRDYDLY</name>
          </field>
        </fields>
        <name>HB8TIME</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <alternateGroup>EPI_ALT16</alternateGroup>
        <description>EPI Host-Bus 16 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Wait State Minus One</description>
            <name>EPI_HB16TIME_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Wait State Minus One</description>
            <name>EPI_HB16TIME_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS0n Inter-transfer Capture Width</description>
            <name>EPI_HB16TIME_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PSRAM Row Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No row size limitation</description>
                <name>EPI_HB16TIME_PSRAMSZ_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_128B</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_256B</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_512B</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_1KB</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_2KB</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4096 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_4KB</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8192 B</description>
                <name>EPI_HB16TIME_PSRAMSZ_8KB</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16TIME_PSRAMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS0n Input Ready Delay</description>
            <name>EPI_HB16TIME_IRDYDLY</name>
          </field>
        </fields>
        <name>HB16TIME</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <description>EPI Host-Bus 8 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n Read Wait State Minus One</description>
            <name>EPI_HB8TIME2_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n Write Wait State Minus One</description>
            <name>EPI_HB8TIME2_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Inter-transfer Capture Width</description>
            <name>EPI_HB8TIME2_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Input Ready Delay</description>
            <name>EPI_HB8TIME2_IRDYDLY</name>
          </field>
        </fields>
        <name>HB8TIME2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <alternateGroup>EPI_ALT16</alternateGroup>
        <description>EPI Host-Bus 16 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n Read Wait State Minus One</description>
            <name>EPI_HB16TIME2_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS1n Write Wait State Minus One</description>
            <name>EPI_HB16TIME2_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Inter-transfer Capture Width</description>
            <name>EPI_HB16TIME2_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PSRAM Row Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No row size limitation</description>
                <name>EPI_HB16TIME2_PSRAMSZ_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_128B</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_256B</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_512B</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_1KB</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_2KB</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4096 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_4KB</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8192 B</description>
                <name>EPI_HB16TIME2_PSRAMSZ_8KB</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16TIME2_PSRAMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS1n Input Ready Delay</description>
            <name>EPI_HB16TIME2_IRDYDLY</name>
          </field>
        </fields>
        <name>HB16TIME2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x318</addressOffset>
        <description>EPI Host-Bus 16 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n Read Wait State Minus One</description>
            <name>EPI_HB16TIME3_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n Write Wait State Minus One</description>
            <name>EPI_HB16TIME3_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Inter-transfer Capture Width</description>
            <name>EPI_HB16TIME3_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PSRAM Row Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No row size limitation</description>
                <name>EPI_HB16TIME3_PSRAMSZ_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_128B</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_256B</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_512B</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_1KB</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_2KB</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4096 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_4KB</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8192 B</description>
                <name>EPI_HB16TIME3_PSRAMSZ_8KB</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16TIME3_PSRAMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Input Ready Delay</description>
            <name>EPI_HB16TIME3_IRDYDLY</name>
          </field>
        </fields>
        <name>HB16TIME3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x318</addressOffset>
        <alternateGroup>EPI_ALT8</alternateGroup>
        <description>EPI Host-Bus 8 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n Read Wait State Minus One</description>
            <name>EPI_HB8TIME3_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS2n Write Wait State Minus One</description>
            <name>EPI_HB8TIME3_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Inter-transfer Capture Width</description>
            <name>EPI_HB8TIME3_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS2n Input Ready Delay</description>
            <name>EPI_HB8TIME3_IRDYDLY</name>
          </field>
        </fields>
        <name>HB8TIME3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x31C</addressOffset>
        <alternateGroup>EPI_ALT8</alternateGroup>
        <description>EPI Host-Bus 8 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n Read Wait State Minus One</description>
            <name>EPI_HB8TIME4_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n Write Wait State Minus One</description>
            <name>EPI_HB8TIME4_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Inter-transfer Capture Width</description>
            <name>EPI_HB8TIME4_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Input Ready Delay</description>
            <name>EPI_HB8TIME4_IRDYDLY</name>
          </field>
        </fields>
        <name>HB8TIME4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x31C</addressOffset>
        <description>EPI Host-Bus 16 Timing Extension</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n Read Wait State Minus One</description>
            <name>EPI_HB16TIME4_RDWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS3n Write Wait State Minus One</description>
            <name>EPI_HB16TIME4_WRWSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Inter-transfer Capture Width</description>
            <name>EPI_HB16TIME4_CAPWIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PSRAM Row Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No row size limitation</description>
                <name>EPI_HB16TIME4_PSRAMSZ_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_128B</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_256B</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_512B</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_1KB</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_2KB</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4096 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_4KB</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8192 B</description>
                <name>EPI_HB16TIME4_PSRAMSZ_8KB</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EPI_HB16TIME4_PSRAMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CS3n Input Ready Delay</description>
            <name>EPI_HB16TIME4_IRDYDLY</name>
          </field>
        </fields>
        <name>HB16TIME4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x360</addressOffset>
        <description>EPI Host-Bus PSRAM</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x15</bitWidth>
            <description>PSRAM Config Register</description>
            <name>EPI_HBPSRAM_CR</name>
          </field>
        </fields>
        <name>HBPSRAM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400E0000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER6A</name>
        <value>0x62</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER6B</name>
        <value>0x63</value>
      </interrupt>
    </interrupts>
    <name>TIMER6</name>
    <prependToName>TIMER6</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400E1000</baseAddress>
    <derivedFrom>TIMER0</derivedFrom>
    <description>Register map for TIMER0 peripheral</description>
    <groupName>TIMER</groupName>
    <interrupts>
      <interrupt>
        <name>TIMER7A</name>
        <value>0x64</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>TIMER7B</name>
        <value>0x65</value>
      </interrupt>
    </interrupts>
    <name>TIMER7</name>
    <prependToName>TIMER7</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>GPTM Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GPTM Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit timer configuration</description>
                <name>TIMER_CFG_32_BIT_TIMER</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration</description>
                <name>TIMER_CFG_32_BIT_RTC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>For a 16/32-bit timer, this value selects the 16-bit timer configuration</description>
                <name>TIMER_CFG_16_BIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CFG</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>GPTM Timer A Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TAMR_TAMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TAMR_TAMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TAMR_TAMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TAMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode</description>
            <name>TIMER_TAMR_TACMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Alternate Mode Select</description>
            <name>TIMER_TAMR_TAAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Count Direction</description>
            <name>TIMER_TAMR_TACDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Enable</description>
            <name>TIMER_TAMR_TAMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Wait-on-Trigger</description>
            <name>TIMER_TAMR_TAWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Snap-Shot Mode</description>
            <name>TIMER_TAMR_TASNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Interval Load Write</description>
            <name>TIMER_TAMR_TAILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Interrupt Enable</description>
            <name>TIMER_TAMR_TAPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Register Update</description>
            <name>TIMER_TAMR_TAMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Legacy Operation</description>
            <name>TIMER_TAMR_TAPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-shot/Periodic Interrupt Disable</description>
            <name>TIMER_TAMR_TACINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TAMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TAMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TAMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TAMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TAMR_TCACT</name>
          </field>
        </fields>
        <name>TAMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>GPTM Timer B Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Shot Timer mode</description>
                <name>TIMER_TBMR_TBMR_1_SHOT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Periodic Timer mode</description>
                <name>TIMER_TBMR_TBMR_PERIOD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture mode</description>
                <name>TIMER_TBMR_TBMR_CAP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TBMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode</description>
            <name>TIMER_TBMR_TBCMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Alternate Mode Select</description>
            <name>TIMER_TBMR_TBAMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Count Direction</description>
            <name>TIMER_TBMR_TBCDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Enable</description>
            <name>TIMER_TBMR_TBMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Wait-on-Trigger</description>
            <name>TIMER_TBMR_TBWOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Snap-Shot Mode</description>
            <name>TIMER_TBMR_TBSNAPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Interval Load Write</description>
            <name>TIMER_TBMR_TBILD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Interrupt Enable</description>
            <name>TIMER_TBMR_TBPWMIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Register Update</description>
            <name>TIMER_TBMR_TBMRSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Legacy Operation</description>
            <name>TIMER_TBMR_TBPLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>One-Shot/Periodic Interrupt Disable</description>
            <name>TIMER_TBMR_TBCINTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Compare Action Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable compare operations</description>
                <name>TIMER_TBMR_TCACT_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Toggle State on Time-Out</description>
                <name>TIMER_TBMR_TCACT_TOGGLE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTO</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTO</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETTOGTO</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and toggle on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRTOGTO</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set CCP immediately and clear on Time-Out</description>
                <name>TIMER_TBMR_TCACT_SETCLRTO</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear CCP immediately and set on Time-Out</description>
                <name>TIMER_TBMR_TCACT_CLRSETTO</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_TBMR_TCACT</name>
          </field>
        </fields>
        <name>TBMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>GPTM Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Enable</description>
            <name>TIMER_CTL_TAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Stall Enable</description>
            <name>TIMER_CTL_TASTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer A Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TAEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TAEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TAEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TAEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Stall Enable</description>
            <name>TIMER_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Output Trigger Enable</description>
            <name>TIMER_CTL_TAOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A PWM Output Level</description>
            <name>TIMER_CTL_TAPWML</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Enable</description>
            <name>TIMER_CTL_TBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Stall Enable</description>
            <name>TIMER_CTL_TBSTALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GPTM Timer B Event Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Positive edge</description>
                <name>TIMER_CTL_TBEVENT_POS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative edge</description>
                <name>TIMER_CTL_TBEVENT_NEG</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both edges</description>
                <name>TIMER_CTL_TBEVENT_BOTH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_CTL_TBEVENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Output Trigger Enable</description>
            <name>TIMER_CTL_TBOTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B PWM Output Level</description>
            <name>TIMER_CTL_TBPWML</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>GPTM Synchronize</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM0 is not affected</description>
                <name>TIMER_SYNC_SYNCT0_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM0 is triggered</description>
                <name>TIMER_SYNC_SYNCT0_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM1 is not affected</description>
                <name>TIMER_SYNC_SYNCT1_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM1 is triggered</description>
                <name>TIMER_SYNC_SYNCT1_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM2 is not affected</description>
                <name>TIMER_SYNC_SYNCT2_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM2 is triggered</description>
                <name>TIMER_SYNC_SYNCT2_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM3 is not affected</description>
                <name>TIMER_SYNC_SYNCT3_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM3 is triggered</description>
                <name>TIMER_SYNC_SYNCT3_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM4 is not affected</description>
                <name>TIMER_SYNC_SYNCT4_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM4 is triggered</description>
                <name>TIMER_SYNC_SYNCT4_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM5 is not affected</description>
                <name>TIMER_SYNC_SYNCT5_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM5 is triggered</description>
                <name>TIMER_SYNC_SYNCT5_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPTM6 is not affected</description>
                <name>TIMER_SYNC_SYNCT6_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM6 is triggered</description>
                <name>TIMER_SYNC_SYNCT6_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Synchronize GPTM Timer 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>GPT7 is not affected</description>
                <name>TIMER_SYNC_SYNCT7_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer A of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TA</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A timeout event for both Timer A and Timer B of GPTM7 is triggered</description>
                <name>TIMER_SYNC_SYNCT7_TATB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_SYNC_SYNCT7</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>GPTM Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TATOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CAEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Mask</description>
            <name>TIMER_IMR_RTCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Mask</description>
            <name>TIMER_IMR_TAMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMAAIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Mask</description>
            <name>TIMER_IMR_TBTOIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Mask</description>
            <name>TIMER_IMR_CBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Mask</description>
            <name>TIMER_IMR_CBEIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Mask</description>
            <name>TIMER_IMR_TBMIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Mask</description>
            <name>TIMER_IMR_DMABIM</name>
          </field>
        </fields>
        <name>IMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>GPTM Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TATORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CAERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Raw Interrupt</description>
            <name>TIMER_RIS_RTCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Raw Interrupt</description>
            <name>TIMER_RIS_TAMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMAARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Raw Interrupt</description>
            <name>TIMER_RIS_TBTORIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Raw Interrupt</description>
            <name>TIMER_RIS_CBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Raw Interrupt</description>
            <name>TIMER_RIS_CBERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Raw Interrupt</description>
            <name>TIMER_RIS_TBMRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Raw Interrupt Status</description>
            <name>TIMER_RIS_DMABRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>GPTM Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TATOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CAEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Masked Interrupt</description>
            <name>TIMER_MIS_RTCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Masked Interrupt</description>
            <name>TIMER_MIS_TAMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMAAMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Masked Interrupt</description>
            <name>TIMER_MIS_TBTOMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Masked Interrupt</description>
            <name>TIMER_MIS_CBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Masked Interrupt</description>
            <name>TIMER_MIS_CBEMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Masked Interrupt</description>
            <name>TIMER_MIS_TBMMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Masked Interrupt</description>
            <name>TIMER_MIS_DMABMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>GPTM Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Time-Out Raw Interrupt</description>
            <name>TIMER_ICR_TATOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CAECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Interrupt Clear</description>
            <name>TIMER_ICR_RTCCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A Match Interrupt Clear</description>
            <name>TIMER_ICR_TAMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer A DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMAAINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Time-Out Interrupt Clear</description>
            <name>TIMER_ICR_TBTOCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Match Interrupt Clear</description>
            <name>TIMER_ICR_CBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Capture Mode Event Interrupt Clear</description>
            <name>TIMER_ICR_CBECINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B Match Interrupt Clear</description>
            <name>TIMER_ICR_TBMCINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM Timer B DMA Done Interrupt Clear</description>
            <name>TIMER_ICR_DMABINT</name>
          </field>
        </fields>
        <name>ICR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>GPTM Timer A Interval Load</description>
        <fields></fields>
        <name>TAILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>GPTM Timer B Interval Load</description>
        <fields></fields>
        <name>TBILR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>GPTM Timer A Match</description>
        <fields></fields>
        <name>TAMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>GPTM Timer B Match</description>
        <fields></fields>
        <name>TBMATCHR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>GPTM Timer A Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer A Prescale</description>
            <name>TIMER_TAPR_TAPSR</name>
          </field>
        </fields>
        <name>TAPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>GPTM Timer B Prescale</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM Timer B Prescale</description>
            <name>TIMER_TBPR_TBPSR</name>
          </field>
        </fields>
        <name>TBPR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>GPTM TimerA Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerA Prescale Match</description>
            <name>TIMER_TAPMR_TAPSMR</name>
          </field>
        </fields>
        <name>TAPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>GPTM TimerB Prescale Match</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>GPTM TimerB Prescale Match</description>
            <name>TIMER_TBPMR_TBPSMR</name>
          </field>
        </fields>
        <name>TBPMR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>GPTM Timer A</description>
        <fields></fields>
        <name>TAR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>GPTM Timer B</description>
        <fields></fields>
        <name>TBR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>GPTM Timer A Value</description>
        <fields></fields>
        <name>TAV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>GPTM Timer B Value</description>
        <fields></fields>
        <name>TBV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>GPTM RTC Predivide</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Predivide Counter Value</description>
            <name>TIMER_RTCPD_RTCPD</name>
          </field>
        </fields>
        <name>RTCPD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>GPTM Timer A Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Snapshot</description>
            <name>TIMER_TAPS_PSS</name>
          </field>
        </fields>
        <name>TAPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>GPTM Timer B Prescale Snapshot</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GPTM Timer A Prescaler Value</description>
            <name>TIMER_TBPS_PSS</name>
          </field>
        </fields>
        <name>TBPS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>GPTM Timer A Prescale Value</description>
        <fields></fields>
        <name>TAPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>GPTM Timer B Prescale Value</description>
        <fields></fields>
        <name>TBPV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>GPTM DMA Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TATODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CAEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A RTC Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_RTCDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TAMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBTODMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBMDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_CBEDMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event DMA Trigger Enable</description>
            <name>TIMER_DMAEV_TBMDMAEN</name>
          </field>
        </fields>
        <name>DMAEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>GPTM ADC Event</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TATOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CAEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM RTC Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_RTCADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM A Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TAMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Time-Out Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBTOADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBMADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Capture Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_CBEADCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPTM B Mode Match Event ADC Trigger Enable</description>
            <name>TIMER_ADCEV_TBMADCEN</name>
          </field>
        </fields>
        <name>ADCEV</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>GPTM Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Count Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter</description>
                <name>TIMER_PP_SIZE_16</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter</description>
                <name>TIMER_PP_SIZE_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIMER_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain with Other Timers</description>
            <name>TIMER_PP_CHAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronize Start</description>
            <name>TIMER_PP_SYNCCNT</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400EC000</baseAddress>
    <description>Register map for EMAC0 peripheral</description>
    <groupName>MAC</groupName>
    <interrupts>
      <interrupt>
        <name>EMAC0</name>
        <value>0x28</value>
      </interrupt>
    </interrupts>
    <name>EMAC0</name>
    <prependToName>EMAC0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Ethernet MAC Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Preamble Length for Transmit Frames</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 bytes of preamble</description>
                <name>EMAC_CFG_PRELEN_7</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 bytes of preamble</description>
                <name>EMAC_CFG_PRELEN_5</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 bytes of preamble</description>
                <name>EMAC_CFG_PRELEN_3</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_CFG_PRELEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Enable</description>
            <name>EMAC_CFG_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Enable</description>
            <name>EMAC_CFG_TE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deferral Check</description>
            <name>EMAC_CFG_DC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Back-Off Limit</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>k = min (n,10)</description>
                <name>EMAC_CFG_BL_1024</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>k = min (n,8)</description>
                <name>EMAC_CFG_BL_256</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>k = min (n,4)</description>
                <name>EMAC_CFG_BL_8</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>k = min (n,1)</description>
                <name>EMAC_CFG_BL_2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_CFG_BL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Pad or CRC Stripping</description>
            <name>EMAC_CFG_ACS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Retry</description>
            <name>EMAC_CFG_DR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Checksum Offload</description>
            <name>EMAC_CFG_IPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Duplex Mode</description>
            <name>EMAC_CFG_DUPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loopback Mode</description>
            <name>EMAC_CFG_LOOPBM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Receive Own</description>
            <name>EMAC_CFG_DRO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Speed</description>
            <name>EMAC_CFG_FES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port Select</description>
            <name>EMAC_CFG_PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Carrier Sense During Transmission</description>
            <name>EMAC_CFG_DISCRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Inter-Frame Gap (IFG)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>96 bit times</description>
                <name>EMAC_CFG_IFG_96</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>88 bit times</description>
                <name>EMAC_CFG_IFG_88</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>80 bit times</description>
                <name>EMAC_CFG_IFG_80</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>72 bit times</description>
                <name>EMAC_CFG_IFG_72</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 bit times</description>
                <name>EMAC_CFG_IFG_64</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>56 bit times</description>
                <name>EMAC_CFG_IFG_56</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>48 bit times</description>
                <name>EMAC_CFG_IFG_48</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>40 bit times</description>
                <name>EMAC_CFG_IFG_40</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_CFG_IFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Jumbo Frame Enable</description>
            <name>EMAC_CFG_JFEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Jabber Disable</description>
            <name>EMAC_CFG_JD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Disable</description>
            <name>EMAC_CFG_WDDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC Stripping for Type Frames</description>
            <name>EMAC_CFG_CST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IEEE 802</description>
            <name>EMAC_CFG_TWOKPEN</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Ethernet MAC Frame Filter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Promiscuous Mode</description>
            <name>EMAC_FRAMEFLTR_PR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hash Unicast</description>
            <name>EMAC_FRAMEFLTR_HUC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hash Multicast</description>
            <name>EMAC_FRAMEFLTR_HMC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Address (DA) Inverse Filtering</description>
            <name>EMAC_FRAMEFLTR_DAIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pass All Multicast</description>
            <name>EMAC_FRAMEFLTR_PM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Broadcast Frames</description>
            <name>EMAC_FRAMEFLTR_DBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Pass Control Frames</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The MAC filters all control frames from reaching application</description>
                <name>EMAC_FRAMEFLTR_PCF_ALL</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MAC forwards all control frames except PAUSE control frames to application even if they fail the address filter</description>
                <name>EMAC_FRAMEFLTR_PCF_PAUSE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MAC forwards all control frames to application even if they fail the address Filter</description>
                <name>EMAC_FRAMEFLTR_PCF_NONE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MAC forwards control frames that pass the address Filter</description>
                <name>EMAC_FRAMEFLTR_PCF_ADDR</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_FRAMEFLTR_PCF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address (SA) Inverse Filtering</description>
            <name>EMAC_FRAMEFLTR_SAIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address Filter Enable</description>
            <name>EMAC_FRAMEFLTR_SAF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hash or Perfect Filter</description>
            <name>EMAC_FRAMEFLTR_HPF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VLAN Tag Filter Enable</description>
            <name>EMAC_FRAMEFLTR_VTFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive All</description>
            <name>EMAC_FRAMEFLTR_RA</name>
          </field>
        </fields>
        <name>FRAMEFLTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Ethernet MAC Hash Table High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Table High</description>
            <name>EMAC_HASHTBLH_HTH</name>
          </field>
        </fields>
        <name>HASHTBLH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Ethernet MAC Hash Table Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Table Low</description>
            <name>EMAC_HASHTBLL_HTL</name>
          </field>
        </fields>
        <name>HASHTBLL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Ethernet MAC MII Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MII Busy</description>
            <name>EMAC_MIIADDR_MIIB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MII Write</description>
            <name>EMAC_MIIADDR_MIIW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Clock Reference Frequency Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The frequency of the System Clock is 60 to 100 MHz providing a MDIO clock of SYSCLK/42</description>
                <name>EMAC_MIIADDR_CR_60_100</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The frequency of the System Clock is 100 to 150 MHz providing a MDIO clock of SYSCLK/62</description>
                <name>EMAC_MIIADDR_CR_100_150</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The frequency of the System Clock is 20-35 MHz providing a MDIO clock of System Clock/16</description>
                <name>EMAC_MIIADDR_CR_20_35</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The frequency of the System Clock is 35 to 60 MHz providing a MDIO clock of System Clock/26</description>
                <name>EMAC_MIIADDR_CR_35_60</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_MIIADDR_CR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>MII Register</description>
            <name>EMAC_MIIADDR_MII</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Physical Layer Address</description>
            <name>EMAC_MIIADDR_PLA</name>
          </field>
        </fields>
        <name>MIIADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Ethernet MAC MII Data Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MII Data</description>
            <name>EMAC_MIIDATA_DATA</name>
          </field>
        </fields>
        <name>MIIDATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Ethernet MAC Flow Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flow Control Busy or Back-pressure Activate</description>
            <name>EMAC_FLOWCTL_FCBBPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Flow Control Enable</description>
            <name>EMAC_FLOWCTL_TFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Flow Control Enable</description>
            <name>EMAC_FLOWCTL_RFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Unicast Pause Frame Detect</description>
            <name>EMAC_FLOWCTL_UP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Pause Low Threshold</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The threshold is Pause time minus 4 slot times (PT - 4 slot times)</description>
                <name>EMAC_FLOWCTL_PLT_4</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The threshold is Pause time minus 28 slot times (PT - 28 slot times)</description>
                <name>EMAC_FLOWCTL_PLT_28</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The threshold is Pause time minus 144 slot times (PT - 144 slot times)</description>
                <name>EMAC_FLOWCTL_PLT_144</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The threshold is Pause time minus 256 slot times (PT - 256 slot times)</description>
                <name>EMAC_FLOWCTL_PLT_156</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_FLOWCTL_PLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Zero-Quanta Pause</description>
            <name>EMAC_FLOWCTL_DZQP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Pause Time</description>
            <name>EMAC_FLOWCTL_PT</name>
          </field>
        </fields>
        <name>FLOWCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Ethernet MAC VLAN Tag</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VLAN Tag Identifier for Receive Frames</description>
            <name>EMAC_VLANTG_VL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable 12-Bit VLAN Tag Comparison</description>
            <name>EMAC_VLANTG_ETV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VLAN Tag Inverse Match Enable</description>
            <name>EMAC_VLANTG_VTIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable S-VLAN</description>
            <name>EMAC_VLANTG_ESVL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VLAN Tag Hash Table Match Enable</description>
            <name>EMAC_VLANTG_VTHM</name>
          </field>
        </fields>
        <name>VLANTG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Ethernet MAC Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC MII Receive Protocol Engine Status</description>
            <name>EMAC_STATUS_RPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MAC Receive Frame Controller FIFO Status</description>
            <name>EMAC_STATUS_RFCFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX/RX Controller RX FIFO Write Controller Active Status</description>
            <name>EMAC_STATUS_RWC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TX/RX Controller Read Controller State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE state</description>
                <name>EMAC_STATUS_RRC_IDLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading frame data</description>
                <name>EMAC_STATUS_RRC_STATUS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading frame status (or timestamp)</description>
                <name>EMAC_STATUS_RRC_DATA</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flushing the frame data and status</description>
                <name>EMAC_STATUS_RRC_FLUSH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_STATUS_RRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TX/RX Controller RX FIFO Fill-level Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO Empty</description>
                <name>EMAC_STATUS_RXF_EMPTY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO fill level is below the flow-control deactivate threshold</description>
                <name>EMAC_STATUS_RXF_BELOW</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO fill level is above the flow-control activate threshold</description>
                <name>EMAC_STATUS_RXF_ABOVE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO Full</description>
                <name>EMAC_STATUS_RXF_FULL</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_STATUS_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC MII Transmit Protocol Engine Status</description>
            <name>EMAC_STATUS_TPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MAC Transmit Frame Controller Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE state</description>
                <name>EMAC_STATUS_TFC_IDLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Waiting for status of previous frame or IFG or backoff period to be over</description>
                <name>EMAC_STATUS_TFC_STATUS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generating and transmitting a PAUSE control frame (in the full-duplex mode)</description>
                <name>EMAC_STATUS_TFC_PAUSE</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transferring input frame for transmission</description>
                <name>EMAC_STATUS_TFC_INPUT</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_STATUS_TFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC Transmitter PAUSE</description>
            <name>EMAC_STATUS_TXPAUSED</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TX/RX Controller's TX FIFO Read Controller Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE state</description>
                <name>EMAC_STATUS_TRC_IDLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>READ state (transferring data to MAC transmitter)</description>
                <name>EMAC_STATUS_TRC_READ</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Waiting for TX Status from MAC transmitter</description>
                <name>EMAC_STATUS_TRC_WAIT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing the received TX Status or flushing the TX FIFO</description>
                <name>EMAC_STATUS_TRC_WRFLUSH</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_STATUS_TRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX/RX Controller TX FIFO Write Controller Active Status</description>
            <name>EMAC_STATUS_TWC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX/RX Controller TX FIFO Not Empty Status</description>
            <name>EMAC_STATUS_TXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX/RX Controller TX FIFO Full Status</description>
            <name>EMAC_STATUS_TXFF</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Ethernet MAC Remote Wake-Up Frame Filter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Remote Wake-Up Frame Filter</description>
            <name>EMAC_RWUFF_WAKEUPFIL</name>
          </field>
        </fields>
        <name>RWUFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Ethernet MAC PMT Control and Status Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Down</description>
            <name>EMAC_PMTCTLSTAT_PWRDWN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Magic Packet Enable</description>
            <name>EMAC_PMTCTLSTAT_MGKPKTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake-Up Frame Enable</description>
            <name>EMAC_PMTCTLSTAT_WUPFREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Magic Packet Received</description>
            <name>EMAC_PMTCTLSTAT_MGKPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake-Up Frame Received</description>
            <name>EMAC_PMTCTLSTAT_WUPRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Unicast</description>
            <name>EMAC_PMTCTLSTAT_GLBLUCAST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Remote Wake-Up FIFO Pointer</description>
            <name>EMAC_PMTCTLSTAT_RWKPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake-Up Frame Filter Register Pointer Reset</description>
            <name>EMAC_PMTCTLSTAT_WUPFRRST</name>
          </field>
        </fields>
        <name>PMTCTLSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Ethernet MAC Low Power Idle Control and Status Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit LPI Entry</description>
            <name>EMAC_LPICTLSTAT_TLPIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit LPI Exit</description>
            <name>EMAC_LPICTLSTAT_TLPIEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive LPI Entry</description>
            <name>EMAC_LPICTLSTAT_RLPIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive LPI Exit</description>
            <name>EMAC_LPICTLSTAT_RLPIEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit LPI State</description>
            <name>EMAC_LPICTLSTAT_TLPIST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive LPI State</description>
            <name>EMAC_LPICTLSTAT_RLPIST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPI Enable</description>
            <name>EMAC_LPICTLSTAT_LPIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Link Status</description>
            <name>EMAC_LPICTLSTAT_PLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Link Status Enable</description>
            <name>EMAC_LPICTLSTAT_PLSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPI TX Automate</description>
            <name>EMAC_LPICTLSTAT_LPITXA</name>
          </field>
        </fields>
        <name>LPICTLSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Ethernet MAC Low Power Idle Timer Control Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LPI TW Timer</description>
            <name>EMAC_LPITIMERCTL_TWT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>LPI LS Timer</description>
            <name>EMAC_LPITIMERCTL_LST</name>
          </field>
        </fields>
        <name>LPITIMERCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Ethernet MAC Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PMT Interrupt Status</description>
            <name>EMAC_RIS_PMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Interrupt Status</description>
            <name>EMAC_RIS_MMC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Interrupt Status</description>
            <name>EMAC_RIS_MMCRX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Interrupt Status</description>
            <name>EMAC_RIS_MMCTX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Interrupt Status</description>
            <name>EMAC_RIS_TS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPI Interrupt Status</description>
            <name>EMAC_RIS_LPI</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Ethernet MAC Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PMT Interrupt Mask</description>
            <name>EMAC_IM_PMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Interrupt Mask</description>
            <name>EMAC_IM_TSI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPI Interrupt Mask</description>
            <name>EMAC_IM_LPII</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Ethernet MAC Address 0 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC Address0 [47:32]</description>
            <name>EMAC_ADDR0H_ADDRHI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Enable</description>
            <name>EMAC_ADDR0H_AE</name>
          </field>
        </fields>
        <name>ADDR0H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Ethernet MAC Address 0 Low Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC Address0 [31:0]</description>
            <name>EMAC_ADDR0L_ADDRLO</name>
          </field>
        </fields>
        <name>ADDR0L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Ethernet MAC Address 1 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC Address1 [47:32]</description>
            <name>EMAC_ADDR1H_ADDRHI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Mask Byte Control</description>
            <name>EMAC_ADDR1H_MBC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address</description>
            <name>EMAC_ADDR1H_SA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Enable</description>
            <name>EMAC_ADDR1H_AE</name>
          </field>
        </fields>
        <name>ADDR1H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Ethernet MAC Address 1 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC Address1 [31:0]</description>
            <name>EMAC_ADDR1L_ADDRLO</name>
          </field>
        </fields>
        <name>ADDR1L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Ethernet MAC Address 2 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC Address2 [47:32]</description>
            <name>EMAC_ADDR2H_ADDRHI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Mask Byte Control</description>
            <name>EMAC_ADDR2H_MBC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address</description>
            <name>EMAC_ADDR2H_SA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Enable</description>
            <name>EMAC_ADDR2H_AE</name>
          </field>
        </fields>
        <name>ADDR2H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Ethernet MAC Address 2 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC Address2 [31:0]</description>
            <name>EMAC_ADDR2L_ADDRLO</name>
          </field>
        </fields>
        <name>ADDR2L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Ethernet MAC Address 3 High</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC Address3 [47:32]</description>
            <name>EMAC_ADDR3H_ADDRHI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Mask Byte Control</description>
            <name>EMAC_ADDR3H_MBC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address</description>
            <name>EMAC_ADDR3H_SA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Enable</description>
            <name>EMAC_ADDR3H_AE</name>
          </field>
        </fields>
        <name>ADDR3H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Ethernet MAC Address 3 Low</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC Address3 [31:0]</description>
            <name>EMAC_ADDR3L_ADDRLO</name>
          </field>
        </fields>
        <name>ADDR3L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xDC</addressOffset>
        <description>Ethernet MAC Watchdog Timeout</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>Watchdog Timeout</description>
            <name>EMAC_WDOGTO_WTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programmable Watchdog Enable</description>
            <name>EMAC_WDOGTO_PWE</name>
          </field>
        </fields>
        <name>WDOGTO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Ethernet MAC MMC Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counters Reset</description>
            <name>EMAC_MMCCTRL_CNTRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counters Stop Rollover</description>
            <name>EMAC_MMCCTRL_CNTSTPRO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset on Read</description>
            <name>EMAC_MMCCTRL_RSTONRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Counter Freeze</description>
            <name>EMAC_MMCCTRL_CNTFREEZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counters Preset</description>
            <name>EMAC_MMCCTRL_CNTPRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Full/Half Preset Level Value</description>
            <name>EMAC_MMCCTRL_CNTPRSTLVL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update MMC Counters for Dropped Broadcast Frames</description>
            <name>EMAC_MMCCTRL_UCDBC</name>
          </field>
        </fields>
        <name>MMCCTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>Ethernet MAC MMC Receive Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Good Bad Frame Counter Interrupt Status</description>
            <name>EMAC_MMCRXRIS_GBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive CRC Error Frame Counter Interrupt Status</description>
            <name>EMAC_MMCRXRIS_CRCERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Alignment Error Frame Counter Interrupt Status</description>
            <name>EMAC_MMCRXRIS_ALGNERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Unicast Good Frame Counter Interrupt Status</description>
            <name>EMAC_MMCRXRIS_UCGF</name>
          </field>
        </fields>
        <name>MMCRXRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>Ethernet MAC MMC Transmit Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Good Bad Frame Counter Interrupt Status</description>
            <name>EMAC_MMCTXRIS_GBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Single Collision Good Frame Counter Interrupt Status</description>
            <name>EMAC_MMCTXRIS_SCOLLGF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Multiple Collision Good Frame Counter Interrupt Status</description>
            <name>EMAC_MMCTXRIS_MCOLLGF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Octet Counter Interrupt Status</description>
            <name>EMAC_MMCTXRIS_OCTCNT</name>
          </field>
        </fields>
        <name>MMCTXRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>Ethernet MAC MMC Receive Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Good Bad Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCRXIM_GBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive CRC Error Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCRXIM_CRCERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Alignment Error Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCRXIM_ALGNERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Receive Unicast Good Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCRXIM_UCGF</name>
          </field>
        </fields>
        <name>MMCRXIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>Ethernet MAC MMC Transmit Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Good Bad Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCTXIM_GBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Single Collision Good Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCTXIM_SCOLLGF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Multiple Collision Good Frame Counter Interrupt Mask</description>
            <name>EMAC_MMCTXIM_MCOLLGF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MMC Transmit Good Octet Counter Interrupt Mask</description>
            <name>EMAC_MMCTXIM_OCTCNT</name>
          </field>
        </fields>
        <name>MMCTXIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>Ethernet MAC Transmit Frame Count for Good and Bad Frames</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of good and bad frames transmitted, exclusive of retried frames</description>
            <name>EMAC_TXCNTGB_TXFRMGB</name>
          </field>
        </fields>
        <name>TXCNTGB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14C</addressOffset>
        <description>Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of successfully transmitted frames after a single collision in the half-duplex mode</description>
            <name>EMAC_TXCNTSCOL_TXSNGLCOLG</name>
          </field>
        </fields>
        <name>TXCNTSCOL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of successfully transmitted frames after multiple collisions in the half-duplex mode</description>
            <name>EMAC_TXCNTMCOL_TXMULTCOLG</name>
          </field>
        </fields>
        <name>TXCNTMCOL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>Ethernet MAC Transmit Octet Count Good</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of bytes transmitted, exclusive of preamble, in good frames</description>
            <name>EMAC_TXOCTCNTG_TXOCTG</name>
          </field>
        </fields>
        <name>TXOCTCNTG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x180</addressOffset>
        <description>Ethernet MAC Receive Frame Count for Good and Bad Frames</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of received good and bad frames</description>
            <name>EMAC_RXCNTGB_RXFRMGB</name>
          </field>
        </fields>
        <name>RXCNTGB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x194</addressOffset>
        <description>Ethernet MAC Receive Frame Count for CRC Error Frames</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of frames received with CRC error</description>
            <name>EMAC_RXCNTCRCERR_RXCRCERR</name>
          </field>
        </fields>
        <name>RXCNTCRCERR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x198</addressOffset>
        <description>Ethernet MAC Receive Frame Count for Alignment Error Frames</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of frames received with alignment (dribble) error</description>
            <name>EMAC_RXCNTALGNERR_RXALGNERR</name>
          </field>
        </fields>
        <name>RXCNTALGNERR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C4</addressOffset>
        <description>Ethernet MAC Receive Frame Count for Good Unicast Frames</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>This field indicates the number of received good unicast frames</description>
            <name>EMAC_RXCNTGUNI_RXUCASTG</name>
          </field>
        </fields>
        <name>RXCNTGUNI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x584</addressOffset>
        <description>Ethernet MAC VLAN Tag Inclusion or Replacement</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VLAN Tag for Transmit Frames</description>
            <name>EMAC_VLNINCREP_VLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VLAN Tag Control in Transmit Frames</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No VLAN tag deletion, insertion, or replacement</description>
                <name>EMAC_VLNINCREP_VLC_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLAN tag deletion</description>
                <name>EMAC_VLNINCREP_VLC_TAGDEL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLAN tag insertion</description>
                <name>EMAC_VLNINCREP_VLC_TAGINS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLAN tag replacement</description>
                <name>EMAC_VLNINCREP_VLC_TAGREP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_VLNINCREP_VLC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VLAN Priority Control</description>
            <name>EMAC_VLNINCREP_VLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>C-VLAN or S-VLAN</description>
            <name>EMAC_VLNINCREP_CSVL</name>
          </field>
        </fields>
        <name>VLNINCREP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x588</addressOffset>
        <description>Ethernet MAC VLAN Hash Table</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>VLAN Hash Table</description>
            <name>EMAC_VLANHASH_VLHT</name>
          </field>
        </fields>
        <name>VLANHASH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x700</addressOffset>
        <description>Ethernet MAC Timestamp Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Enable</description>
            <name>EMAC_TIMSTCTRL_TSEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Fine or Coarse Update</description>
            <name>EMAC_TIMSTCTRL_TSFCUPDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Initialize</description>
            <name>EMAC_TIMSTCTRL_TSINIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Update</description>
            <name>EMAC_TIMSTCTRL_TSUPDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Interrupt Trigger Enable</description>
            <name>EMAC_TIMSTCTRL_INTTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Addend Register Update</description>
            <name>EMAC_TIMSTCTRL_ADDREGUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Timestamp For All Frames</description>
            <name>EMAC_TIMSTCTRL_ALLF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Digital or Binary Rollover Control</description>
            <name>EMAC_TIMSTCTRL_DGTLBIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable PTP Packet Processing For Version 2 Format</description>
            <name>EMAC_TIMSTCTRL_PTPVER2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Processing of PTP Over Ethernet Frames</description>
            <name>EMAC_TIMSTCTRL_PTPETH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Processing of PTP Frames Sent Over IPv6-UDP</description>
            <name>EMAC_TIMSTCTRL_PTPIPV6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Processing of PTP Frames Sent over IPv4-UDP</description>
            <name>EMAC_TIMSTCTRL_PTPIPV4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Timestamp Snapshot for Event Messages</description>
            <name>EMAC_TIMSTCTRL_TSEVNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Snapshot for Messages Relevant to Master</description>
            <name>EMAC_TIMSTCTRL_TSMAST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Select PTP packets for Taking Snapshots</description>
            <name>EMAC_TIMSTCTRL_SELPTP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable MAC address for PTP Frame Filtering</description>
            <name>EMAC_TIMSTCTRL_PTPFLTR</name>
          </field>
        </fields>
        <name>TIMSTCTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x704</addressOffset>
        <description>Ethernet MAC Sub-Second Increment</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Sub-second Increment Value</description>
            <name>EMAC_SUBSECINC_SSINC</name>
          </field>
        </fields>
        <name>SUBSECINC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x708</addressOffset>
        <description>Ethernet MAC System Time - Seconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timestamp Second</description>
            <name>EMAC_TIMSEC_TSS</name>
          </field>
        </fields>
        <name>TIMSEC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70C</addressOffset>
        <description>Ethernet MAC System Time - Nanoseconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>Timestamp Sub-Seconds</description>
            <name>EMAC_TIMNANO_TSSS</name>
          </field>
        </fields>
        <name>TIMNANO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x710</addressOffset>
        <description>Ethernet MAC System Time - Seconds Update</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timestamp Second</description>
            <name>EMAC_TIMSECU_TSS</name>
          </field>
        </fields>
        <name>TIMSECU</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x714</addressOffset>
        <description>Ethernet MAC System Time - Nanoseconds Update</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>Timestamp Sub-Second</description>
            <name>EMAC_TIMNANOU_TSSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Add or subtract time</description>
            <name>EMAC_TIMNANOU_ADDSUB</name>
          </field>
        </fields>
        <name>TIMNANOU</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x718</addressOffset>
        <description>Ethernet MAC Timestamp Addend</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timestamp Addend Register</description>
            <name>EMAC_TIMADD_TSAR</name>
          </field>
        </fields>
        <name>TIMADD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x71C</addressOffset>
        <description>Ethernet MAC Target Time Seconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Target Time Seconds Register</description>
            <name>EMAC_TARGSEC_TSTR</name>
          </field>
        </fields>
        <name>TARGSEC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x720</addressOffset>
        <description>Ethernet MAC Target Time Nanoseconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1F</bitWidth>
            <description>Target Timestamp Low Register</description>
            <name>EMAC_TARGNANO_TTSLO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Target Time Register Busy</description>
            <name>EMAC_TARGNANO_TRGTBUSY</name>
          </field>
        </fields>
        <name>TARGNANO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x724</addressOffset>
        <description>Ethernet MAC System Time-Higher Word Seconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Target Timestamp Higher Word Register</description>
            <name>EMAC_HWORDSEC_TSHWR</name>
          </field>
        </fields>
        <name>HWORDSEC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x728</addressOffset>
        <description>Ethernet MAC Timestamp Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Seconds Overflow</description>
            <name>EMAC_TIMSTAT_TSSOVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Target Time Reached</description>
            <name>EMAC_TIMSTAT_TSTARGT</name>
          </field>
        </fields>
        <name>TIMSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x72C</addressOffset>
        <description>Ethernet MAC PPS Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EN0PPS Output Frequency Control (PPSCTRL) or Command Control (PPSCMD)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When the PPSEN0 bit = 0x0, the EN0PPS signal is 1 pulse of the PTP reference clock.(of width clk_ptp_i) every second</description>
                <name>EMAC_PPSCTRL_PPSCTRL_1HZ</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When the PPSEN0 bit = 0x0, the binary rollover is 2 Hz, and the digital rollover is 1 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_2HZ</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When the PPSEN0 bit = 0x0, the binary rollover is 4 Hz, and the digital rollover is 2 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_4HZ</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 8 Hz, and the digital rollover is 4 Hz,</description>
                <name>EMAC_PPSCTRL_PPSCTRL_8HZ</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 16 Hz, and the digital rollover is 8 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_16HZ</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 32 Hz, and the digital rollover is 16 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_32HZ</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 64 Hz, and the digital rollover is 32 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_64HZ</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 128 Hz, and the digital rollover is 64 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_128HZ</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 256 Hz, and the digital rollover is 128 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_256HZ</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 512 Hz, and the digital rollover is 256 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_512HZ</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When the PPSEN0 bit = 0x0, the binary rollover is 1.024 kHz, and the digital rollover is 512 Hz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_1024HZ</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 2.048 kHz, and the digital rollover is 1.024 kHz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_2048HZ</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 4.096 kHz, and the digital rollover is 2.048 kHz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_4096HZ</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 8.192 kHz, and the digital rollover is 4.096 kHz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_8192HZ</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 16.384 kHz, and the digital rollover is 8.092 kHz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_16384HZ</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When thePPSEN0 bit = 0x0, the binary rollover is 32.768 KHz, and the digital rollover is 16.384 KHz</description>
                <name>EMAC_PPSCTRL_PPSCTRL_32768HZ</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_PPSCTRL_PPSCTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flexible PPS Output Mode Enable</description>
            <name>EMAC_PPSCTRL_PPSEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Target Time Register Mode for PPS0 Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Indicates that the Target Time registers are programmed only for generating the interrupt event</description>
                <name>EMAC_PPSCTRL_TRGMODS0_INTONLY</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Indicates that the Target Time registers are programmed for generating the interrupt event and starting or stopping the generation of the EN0PPS output signal</description>
                <name>EMAC_PPSCTRL_TRGMODS0_INTPPS0</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Indicates that the Target Time registers are programmed only for starting or stopping the generation of the EN0PPS output signal. No interrupt is asserted</description>
                <name>EMAC_PPSCTRL_TRGMODS0_PPS0ONLY</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_PPSCTRL_TRGMODS0</name>
          </field>
        </fields>
        <name>PPSCTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x760</addressOffset>
        <description>Ethernet MAC PPS0 Interval</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PPS0 Output Signal Interval</description>
            <name>EMAC_PPS0INTVL_PPS0INT</name>
          </field>
        </fields>
        <name>PPS0INTVL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x764</addressOffset>
        <description>Ethernet MAC PPS0 Width</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>EN0PPS Output Signal Width</description>
            <name>EMAC_PPS0WIDTH</name>
          </field>
        </fields>
        <name>PPS0WIDTH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC00</addressOffset>
        <description>Ethernet MAC DMA Bus Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Software Reset</description>
            <name>EMAC_DMABUSMOD_SWR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Arbitration Scheme</description>
            <name>EMAC_DMABUSMOD_DA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Descriptor Skip Length</description>
            <name>EMAC_DMABUSMOD_DSL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Alternate Descriptor Size</description>
            <name>EMAC_DMABUSMOD_ATDS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Programmable Burst Length</description>
            <name>EMAC_DMABUSMOD_PBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Priority Ratio</description>
            <name>EMAC_DMABUSMOD_PR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fixed Burst</description>
            <name>EMAC_DMABUSMOD_FB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>RX DMA Programmable Burst Length (PBL)</description>
            <name>EMAC_DMABUSMOD_RPBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use Separate Programmable Burst Length (PBL)</description>
            <name>EMAC_DMABUSMOD_USP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>8 x Programmable Burst Length (PBL) Mode</description>
            <name>EMAC_DMABUSMOD_8XPBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Aligned Beats</description>
            <name>EMAC_DMABUSMOD_AAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mixed Burst</description>
            <name>EMAC_DMABUSMOD_MB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Priority</description>
            <name>EMAC_DMABUSMOD_TXPR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Rebuild Burst</description>
            <name>EMAC_DMABUSMOD_RIB</name>
          </field>
        </fields>
        <name>DMABUSMOD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC04</addressOffset>
        <description>Ethernet MAC Transmit Poll Demand</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Transmit Poll Demand</description>
            <name>EMAC_TXPOLLD_TPD</name>
          </field>
        </fields>
        <name>TXPOLLD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC08</addressOffset>
        <description>Ethernet MAC Receive Poll Demand</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Poll Demand</description>
            <name>EMAC_RXPOLLD_RPD</name>
          </field>
        </fields>
        <name>RXPOLLD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC0C</addressOffset>
        <description>Ethernet MAC Receive Descriptor List Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Start of Receive List</description>
            <name>EMAC_RXDLADDR_STRXLIST</name>
          </field>
        </fields>
        <name>RXDLADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC10</addressOffset>
        <description>Ethernet MAC Transmit Descriptor List Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Start of Transmit List Base Address</description>
            <name>EMAC_TXDLADDR_TXDLADDR</name>
          </field>
        </fields>
        <name>TXDLADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC14</addressOffset>
        <description>Ethernet MAC DMA Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt</description>
            <name>EMAC_DMARIS_TI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Process Stopped</description>
            <name>EMAC_DMARIS_TPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Buffer Unavailable</description>
            <name>EMAC_DMARIS_TU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Jabber Timeout</description>
            <name>EMAC_DMARIS_TJT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Overflow</description>
            <name>EMAC_DMARIS_OVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Underflow</description>
            <name>EMAC_DMARIS_UNF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt</description>
            <name>EMAC_DMARIS_RI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Buffer Unavailable</description>
            <name>EMAC_DMARIS_RU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Process Stopped</description>
            <name>EMAC_DMARIS_RPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Watchdog Timeout</description>
            <name>EMAC_DMARIS_RWT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Early Transmit Interrupt</description>
            <name>EMAC_DMARIS_ETI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fatal Bus Error Interrupt</description>
            <name>EMAC_DMARIS_FBI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Early Receive Interrupt</description>
            <name>EMAC_DMARIS_ERI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Abnormal Interrupt Summary</description>
            <name>EMAC_DMARIS_AIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Normal Interrupt Summary</description>
            <name>EMAC_DMARIS_NIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Received Process State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stopped: Reset or stop receive command issued</description>
                <name>EMAC_DMARIS_RS_STOP</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running: Fetching receive transfer descriptor</description>
                <name>EMAC_DMARIS_RS_RUNRXTD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running: Waiting for receive packet</description>
                <name>EMAC_DMARIS_RS_RUNRXD</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Suspended: Receive descriptor unavailable</description>
                <name>EMAC_DMARIS_RS_SUSPEND</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running: Closing receive descriptor</description>
                <name>EMAC_DMARIS_RS_RUNCRD</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing Timestamp</description>
                <name>EMAC_DMARIS_RS_TSWS</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running: Transferring the receive packet data from receive buffer to host memory</description>
                <name>EMAC_DMARIS_RS_RUNTXD</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_DMARIS_RS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Transmit Process State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stopped; Reset or Stop transmit command processed</description>
                <name>EMAC_DMARIS_TS_STOP</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running; Fetching transmit transfer descriptor</description>
                <name>EMAC_DMARIS_TS_RUNTXTD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running; Waiting for status</description>
                <name>EMAC_DMARIS_TS_STATUS</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running; Reading data from host memory buffer and queuing it to transmit buffer (TX FIFO)</description>
                <name>EMAC_DMARIS_TS_RUNTX</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing Timestamp</description>
                <name>EMAC_DMARIS_TS_TSTAMP</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Suspended; Transmit descriptor unavailable or transmit buffer underflow</description>
                <name>EMAC_DMARIS_TS_SUSPEND</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Running; Closing transmit descriptor</description>
                <name>EMAC_DMARIS_TS_RUNCTD</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_DMARIS_TS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Access Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during RX DMA Write Data Transfer</description>
                <name>EMAC_DMARIS_AE_RXDMAWD</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during TX DMA Read Data Transfer</description>
                <name>EMAC_DMARIS_AE_TXDMARD</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during RX DMA Descriptor Write Access</description>
                <name>EMAC_DMARIS_AE_RXDMADW</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during TX DMA Descriptor Write Access</description>
                <name>EMAC_DMARIS_AE_TXDMADW</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during RX DMA Descriptor Read Access</description>
                <name>EMAC_DMARIS_AE_RXDMADR</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error during TX DMA Descriptor Read Access</description>
                <name>EMAC_DMARIS_AE_TXDMADR</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_DMARIS_AE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC MMC Interrupt</description>
            <name>EMAC_DMARIS_MMC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC PMT Interrupt Status</description>
            <name>EMAC_DMARIS_PMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timestamp Trigger Interrupt Status</description>
            <name>EMAC_DMARIS_TT</name>
          </field>
        </fields>
        <name>DMARIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC18</addressOffset>
        <description>Ethernet MAC DMA Operation Mode</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start or Stop Receive</description>
            <name>EMAC_DMAOPMODE_SR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Operate on Second Frame</description>
            <name>EMAC_DMAOPMODE_OSF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Receive Threshold Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 bytes</description>
                <name>EMAC_DMAOPMODE_RTC_64</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 bytes</description>
                <name>EMAC_DMAOPMODE_RTC_32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>96 bytes</description>
                <name>EMAC_DMAOPMODE_RTC_96</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 bytes</description>
                <name>EMAC_DMAOPMODE_RTC_128</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_DMAOPMODE_RTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drop Giant Frame Enable</description>
            <name>EMAC_DMAOPMODE_DGF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Forward Undersized Good Frames</description>
            <name>EMAC_DMAOPMODE_FUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Forward Error Frames</description>
            <name>EMAC_DMAOPMODE_FEF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start or Stop Transmission Command</description>
            <name>EMAC_DMAOPMODE_ST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Transmit Threshold Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_64</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_128</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>192 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_192</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_256</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>40 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_40</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_32</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>24 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_24</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 bytes</description>
                <name>EMAC_DMAOPMODE_TTC_16</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_DMAOPMODE_TTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flush Transmit FIFO</description>
            <name>EMAC_DMAOPMODE_FTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Store and Forward</description>
            <name>EMAC_DMAOPMODE_TSF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Flushing of Received Frames</description>
            <name>EMAC_DMAOPMODE_DFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Store and Forward</description>
            <name>EMAC_DMAOPMODE_RSF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Dropping of TCP/IP Checksum Error Frames</description>
            <name>EMAC_DMAOPMODE_DT</name>
          </field>
        </fields>
        <name>DMAOPMODE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC1C</addressOffset>
        <description>Ethernet MAC DMA Interrupt Mask Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <name>EMAC_DMAIM_TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Stopped Enable</description>
            <name>EMAC_DMAIM_TSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Buffer Unvailable Enable</description>
            <name>EMAC_DMAIM_TUE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Jabber Timeout Enable</description>
            <name>EMAC_DMAIM_TJE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overflow Interrupt Enable</description>
            <name>EMAC_DMAIM_OVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underflow Interrupt Enable</description>
            <name>EMAC_DMAIM_UNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Interrupt Enable</description>
            <name>EMAC_DMAIM_RIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Buffer Unavailable Enable</description>
            <name>EMAC_DMAIM_RUE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Stopped Enable</description>
            <name>EMAC_DMAIM_RSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Watchdog Timeout Enable</description>
            <name>EMAC_DMAIM_RWE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Early Transmit Interrupt Enable</description>
            <name>EMAC_DMAIM_ETE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fatal Bus Error Enable</description>
            <name>EMAC_DMAIM_FBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Early Receive Interrupt Enable</description>
            <name>EMAC_DMAIM_ERE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Abnormal Interrupt Summary Enable</description>
            <name>EMAC_DMAIM_AIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Normal Interrupt Summary Enable</description>
            <name>EMAC_DMAIM_NIE</name>
          </field>
        </fields>
        <name>DMAIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC20</addressOffset>
        <description>Ethernet MAC Missed Frame and Buffer Overflow Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Missed Frame Counter</description>
            <name>EMAC_MFBOC_MISFRMCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overflow bit for Missed Frame Counter</description>
            <name>EMAC_MFBOC_MISCNTOVF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Overflow Frame Counter</description>
            <name>EMAC_MFBOC_OVFFRMCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overflow Bit for FIFO Overflow Counter</description>
            <name>EMAC_MFBOC_OVFCNTOVF</name>
          </field>
        </fields>
        <name>MFBOC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC24</addressOffset>
        <description>Ethernet MAC Receive Interrupt Watchdog Timer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive Interrupt Watchdog Timer Count</description>
            <name>EMAC_RXINTWDT_RIWT</name>
          </field>
        </fields>
        <name>RXINTWDT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC48</addressOffset>
        <description>Ethernet MAC Current Host Transmit Descriptor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Host Transmit Descriptor Address Pointer</description>
            <name>EMAC_HOSTXDESC_CURTXDESC</name>
          </field>
        </fields>
        <name>HOSTXDESC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC4C</addressOffset>
        <description>Ethernet MAC Current Host Receive Descriptor</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Host Receive Descriptor Address Pointer</description>
            <name>EMAC_HOSRXDESC_CURRXDESC</name>
          </field>
        </fields>
        <name>HOSRXDESC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC50</addressOffset>
        <description>Ethernet MAC Current Host Transmit Buffer Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Host Transmit Buffer Address Pointer</description>
            <name>EMAC_HOSTXBA_CURTXBUFA</name>
          </field>
        </fields>
        <name>HOSTXBA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC54</addressOffset>
        <description>Ethernet MAC Current Host Receive Buffer Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Host Receive Buffer Address Pointer</description>
            <name>EMAC_HOSRXBA_CURRXBUFA</name>
          </field>
        </fields>
        <name>HOSRXBA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>Ethernet MAC Peripheral Property Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Ethernet PHY Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No PHY</description>
                <name>EMAC_PP_PHYTYPE_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Snowflake class PHY</description>
                <name>EMAC_PP_PHYTYPE_1</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_PP_PHYTYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Ethernet MAC Type</description>
            <name>EMAC_PP_MACTYPE</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>Ethernet MAC Peripheral Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Hold</description>
            <name>EMAC_PC_PHYHOLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Auto Negotiation Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When ANEN = 0x0, the mode is 10Base-T, Half-Duplex</description>
                <name>EMAC_PC_ANMODE_10HD</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When ANEN = 0x0, the mode is 10Base-T, Full-Duplex</description>
                <name>EMAC_PC_ANMODE_10FD</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When ANEN = 0x0, the mode is 100Base-TX, Half-Duplex</description>
                <name>EMAC_PC_ANMODE_100HD</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When ANEN = 0x0, the mode is 100Base-TX, Full-Duplex</description>
                <name>EMAC_PC_ANMODE_100FD</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_PC_ANMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Negotiation Enable</description>
            <name>EMAC_PC_ANEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Fast Auto Negotiation Select</description>
            <name>EMAC_PC_FASTANSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast Auto Negotiation Enable</description>
            <name>EMAC_PC_FASTANEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Full Duplex Ability</description>
            <name>EMAC_PC_EXTFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAST Link-Up in Parallel Detect</description>
            <name>EMAC_PC_FASTLUPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast RXDV Detection</description>
            <name>EMAC_PC_FASTRXDV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDIX Enable</description>
            <name>EMAC_PC_MDIXEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast Auto MDI-X</description>
            <name>EMAC_PC_FASTMDIX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Robust Auto MDI-X</description>
            <name>EMAC_PC_RBSTMDIX</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDI Swap</description>
            <name>EMAC_PC_MDISWAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Polarity Swap</description>
            <name>EMAC_PC_POLSWAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Fast Link Down Mode</description>
            <name>EMAC_PC_FASTLDMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TDR Auto Run</description>
            <name>EMAC_PC_TDRRUN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Link Loss Recovery</description>
            <name>EMAC_PC_LRR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Isolate MII in Link Loss</description>
            <name>EMAC_PC_ISOMIILL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RXER Detection During Idle</description>
            <name>EMAC_PC_RXERIDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Odd Nibble TXER Detection Disable</description>
            <name>EMAC_PC_NIBDETDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Soft Restart</description>
            <name>EMAC_PC_DIGRESTART</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Ethernet Interface Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MII (default) Used for internal PHY or external PHY connected via MII</description>
                <name>EMAC_PC_PINTFS_IMII</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RMII: Used for external PHY connected via RMII</description>
                <name>EMAC_PC_PINTFS_RMII</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMAC_PC_PINTFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Select</description>
            <name>EMAC_PC_PHYEXT</name>
          </field>
        </fields>
        <name>PC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>Ethernet MAC Clock Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EN0RREF_CLK Signal Enable</description>
            <name>EMAC_CC_CLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LED Polarity Control</description>
            <name>EMAC_CC_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PTP Clock Reference Enable</description>
            <name>EMAC_CC_PTPCEN</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFCC</addressOffset>
        <description>Ethernet PHY Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Raw Interrupt Status</description>
            <name>EMAC_EPHYRIS_INT</name>
          </field>
        </fields>
        <name>EPHYRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFD0</addressOffset>
        <description>Ethernet PHY Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Interrupt Mask</description>
            <name>EMAC_EPHYIM_INT</name>
          </field>
        </fields>
        <name>EPHYIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFD4</addressOffset>
        <description>Ethernet PHY Masked Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Status and Clear register</description>
            <name>EMAC_EPHYMISC_INT</name>
          </field>
        </fields>
        <name>EPHYMISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400F9000</baseAddress>
    <description>Register map for SYSEXC peripheral</description>
    <groupName>SYSEXC</groupName>
    <interrupts>
      <interrupt>
        <name>SYSEXC</name>
        <value>0x43</value>
      </interrupt>
    </interrupts>
    <name>SYSEXC</name>
    <prependToName>SYSEXC</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>System Exception Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Input Denormal Exception Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPIDCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Divide By 0 Exception Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPDZCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Invalid Operation Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPIOCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Underflow Exception Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPUFCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Overflow Exception Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPOFCRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Inexact Exception Raw Interrupt Status</description>
            <name>SYSEXC_RIS_FPIXCRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>System Exception Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Input Denormal Exception Interrupt Mask</description>
            <name>SYSEXC_IM_FPIDCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Divide By 0 Exception Interrupt Mask</description>
            <name>SYSEXC_IM_FPDZCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Invalid Operation Interrupt Mask</description>
            <name>SYSEXC_IM_FPIOCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Underflow Exception Interrupt Mask</description>
            <name>SYSEXC_IM_FPUFCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Overflow Exception Interrupt Mask</description>
            <name>SYSEXC_IM_FPOFCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Inexact Exception Interrupt Mask</description>
            <name>SYSEXC_IM_FPIXCIM</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>System Exception Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Input Denormal Exception Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPIDCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Divide By 0 Exception Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPDZCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Invalid Operation Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPIOCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Underflow Exception Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPUFCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Overflow Exception Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPOFCMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Inexact Exception Masked Interrupt Status</description>
            <name>SYSEXC_MIS_FPIXCMIS</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>System Exception Interrupt Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Input Denormal Exception Interrupt Clear</description>
            <name>SYSEXC_IC_FPIDCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Divide By 0 Exception Interrupt Clear</description>
            <name>SYSEXC_IC_FPDZCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Invalid Operation Interrupt Clear</description>
            <name>SYSEXC_IC_FPIOCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Underflow Exception Interrupt Clear</description>
            <name>SYSEXC_IC_FPUFCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Overflow Exception Interrupt Clear</description>
            <name>SYSEXC_IC_FPOFCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Floating-Point Inexact Exception Interrupt Clear</description>
            <name>SYSEXC_IC_FPIXCIC</name>
          </field>
        </fields>
        <name>IC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FC000</baseAddress>
    <description>Register map for HIB peripheral</description>
    <groupName>HIB</groupName>
    <interrupts>
      <interrupt>
        <name>HIB</name>
        <value>0x29</value>
      </interrupt>
    </interrupts>
    <name>HIB</name>
    <prependToName>HIB</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Hibernation RTC Counter</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>RTC Counter</description>
            <name>HIB_RTCC</name>
          </field>
        </fields>
        <name>RTCC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Hibernation RTC Match 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>RTC Match 0</description>
            <name>HIB_RTCM0</name>
          </field>
        </fields>
        <name>RTCM0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Hibernation RTC Load</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>RTC Load</description>
            <name>HIB_RTCLD</name>
          </field>
        </fields>
        <name>RTCLD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Hibernation Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Timer Enable</description>
            <name>HIB_CTL_RTCEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Request</description>
            <name>HIB_CTL_HIBREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Wake-up Enable</description>
            <name>HIB_CTL_RTCWEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Wake Pin Enable</description>
            <name>HIB_CTL_PINWEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clocking Enable</description>
            <name>HIB_CTL_CLK32EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Cut Abort Enable</description>
            <name>HIB_CTL_VABORT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Powered</description>
            <name>HIB_CTL_VDD3ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake on Low Battery</description>
            <name>HIB_CTL_BATWKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Check Battery Status</description>
            <name>HIB_CTL_BATCHK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Select for Low-Battery Comparator</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.9 Volts</description>
                <name>HIB_CTL_VBATSEL_1_9V</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.1 Volts (default)</description>
                <name>HIB_CTL_VBATSEL_2_1V</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.3 Volts</description>
                <name>HIB_CTL_VBATSEL_2_3V</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.5 Volts</description>
                <name>HIB_CTL_VBATSEL_2_5V</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HIB_CTL_VBATSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Bypass</description>
            <name>HIB_CTL_OSCBYP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Drive Capability</description>
            <name>HIB_CTL_OSCDRV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Select</description>
            <name>HIB_CTL_OSCSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Retention/Clear</description>
            <name>HIB_CTL_RETCLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete/Capable</description>
            <name>HIB_CTL_WRC</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Hibernation Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Alert 0 Interrupt Mask</description>
            <name>HIB_IM_RTCALT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Battery Voltage Interrupt Mask</description>
            <name>HIB_IM_LOWBAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Wake-Up Interrupt Mask</description>
            <name>HIB_IM_EXTW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Write Complete/Capable Interrupt Mask</description>
            <name>HIB_IM_WC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pad I/O Wake-Up Interrupt Mask</description>
            <name>HIB_IM_PADIOWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pad I/O Wake-Up Interrupt Mask</description>
            <name>HIB_IM_RSTWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Fail Interrupt Mask</description>
            <name>HIB_IM_VDDFAIL</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Hibernation Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Alert 0 Raw Interrupt Status</description>
            <name>HIB_RIS_RTCALT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Battery Voltage Raw Interrupt Status</description>
            <name>HIB_RIS_LOWBAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Wake-Up Raw Interrupt Status</description>
            <name>HIB_RIS_EXTW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete/Capable Raw Interrupt Status</description>
            <name>HIB_RIS_WC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pad I/O Wake-Up Raw Interrupt Status</description>
            <name>HIB_RIS_PADIOWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pad I/O Wake-Up Raw Interrupt Status</description>
            <name>HIB_RIS_RSTWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Fail Raw Interrupt Status</description>
            <name>HIB_RIS_VDDFAIL</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Hibernation Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Alert 0 Masked Interrupt Status</description>
            <name>HIB_MIS_RTCALT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Battery Voltage Masked Interrupt Status</description>
            <name>HIB_MIS_LOWBAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Wake-Up Masked Interrupt Status</description>
            <name>HIB_MIS_EXTW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete/Capable Masked Interrupt Status</description>
            <name>HIB_MIS_WC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pad I/O Wake-Up Interrupt Mask</description>
            <name>HIB_MIS_PADIOWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pad I/O Wake-Up Interrupt Mask</description>
            <name>HIB_MIS_RSTWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Fail Interrupt Mask</description>
            <name>HIB_MIS_VDDFAIL</name>
          </field>
        </fields>
        <name>MIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Hibernation Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Alert0 Masked Interrupt Clear</description>
            <name>HIB_IC_RTCALT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Battery Voltage Interrupt Clear</description>
            <name>HIB_IC_LOWBAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Wake-Up Interrupt Clear</description>
            <name>HIB_IC_EXTW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Complete/Capable Interrupt Clear</description>
            <name>HIB_IC_WC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pad I/O Wake-Up Interrupt Clear</description>
            <name>HIB_IC_PADIOWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pad I/O Wake-Up Interrupt Clear</description>
            <name>HIB_IC_RSTWK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Fail Interrupt Clear</description>
            <name>HIB_IC_VDDFAIL</name>
          </field>
        </fields>
        <name>IC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Hibernation RTC Trim</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>RTC Trim Value</description>
            <name>HIB_RTCT_TRIM</name>
          </field>
        </fields>
        <name>RTCT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Hibernation RTC Sub Seconds</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>RTC Sub Seconds Count</description>
            <name>HIB_RTCSS_RTCSSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>RTC Sub Seconds Match</description>
            <name>HIB_RTCSS_RTCSSM</name>
          </field>
        </fields>
        <name>RTCSS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Hibernation IO Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I/O Wake Pad Configuration Enable</description>
            <name>HIB_IO_WUUNLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Wake Source Enable</description>
            <name>HIB_IO_WURSTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I/O Write Complete</description>
            <name>HIB_IO_IOWRC</name>
          </field>
        </fields>
        <name>IO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Hibernation Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hibernation Module NV Data</description>
            <name>HIB_DATA_RTD</name>
          </field>
        </fields>
        <name>DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x300</addressOffset>
        <description>Hibernation Calendar Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Calendar/Counter Mode Select</description>
            <name>HIB_CALCTL_CALEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Calendar Mode</description>
            <name>HIB_CALCTL_CAL24</name>
          </field>
        </fields>
        <name>CALCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <description>Hibernation Calendar 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Seconds</description>
            <name>HIB_CAL0_SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Minutes</description>
            <name>HIB_CAL0_MIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Hours</description>
            <name>HIB_CAL0_HR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AM/PM Designation</description>
            <name>HIB_CAL0_AMPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Valid Calendar Load</description>
            <name>HIB_CAL0_VALID</name>
          </field>
        </fields>
        <name>CAL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <description>Hibernation Calendar 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Day of Month</description>
            <name>HIB_CAL1_DOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Month</description>
            <name>HIB_CAL1_MON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Year Value</description>
            <name>HIB_CAL1_YEAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Day of Week</description>
            <name>HIB_CAL1_DOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Valid Calendar Load</description>
            <name>HIB_CAL1_VALID</name>
          </field>
        </fields>
        <name>CAL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x320</addressOffset>
        <description>Hibernation Calendar Load 0</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Seconds</description>
            <name>HIB_CALLD0_SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Minutes</description>
            <name>HIB_CALLD0_MIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Hours</description>
            <name>HIB_CALLD0_HR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AM/PM Designation</description>
            <name>HIB_CALLD0_AMPM</name>
          </field>
        </fields>
        <name>CALLD0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x324</addressOffset>
        <description>Hibernation Calendar Load</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Day of Month</description>
            <name>HIB_CALLD1_DOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Month</description>
            <name>HIB_CALLD1_MON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Year Value</description>
            <name>HIB_CALLD1_YEAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Day of Week</description>
            <name>HIB_CALLD1_DOW</name>
          </field>
        </fields>
        <name>CALLD1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x330</addressOffset>
        <description>Hibernation Calendar Match 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Seconds</description>
            <name>HIB_CALM0_SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Minutes</description>
            <name>HIB_CALM0_MIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Hours</description>
            <name>HIB_CALM0_HR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AM/PM Designation</description>
            <name>HIB_CALM0_AMPM</name>
          </field>
        </fields>
        <name>CALM0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x334</addressOffset>
        <description>Hibernation Calendar Match 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Day of Month</description>
            <name>HIB_CALM1_DOM</name>
          </field>
        </fields>
        <name>CALM1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x360</addressOffset>
        <description>Hibernation Lock</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>HIbernate Lock</description>
            <name>HIB_LOCK_HIBLOCK</name>
          </field>
        </fields>
        <name>LOCK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>HIB Tamper Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Tamper Module Enable</description>
            <name>HIB_TPCTL_TPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Tamper Event Clear</description>
            <name>HIB_TPCTL_TPCLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>HIB Memory Clear on Tamper Event</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not Clear HIB memory on tamper event</description>
                <name>HIB_TPCTL_MEMCLR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear Lower 32 Bytes of HIB memory on tamper event</description>
                <name>HIB_TPCTL_MEMCLR_LOW32</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear upper 32 Bytes of HIB memory on tamper event</description>
                <name>HIB_TPCTL_MEMCLR_HIGH32</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear all HIB memory on tamper event</description>
                <name>HIB_TPCTL_MEMCLR_ALL</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HIB_TPCTL_MEMCLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake from Hibernate on a Tamper Event</description>
            <name>HIB_TPCTL_WAKE</name>
          </field>
        </fields>
        <name>TPCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>HIB Tamper Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Oscillator Failure</description>
            <name>HIB_TPSTAT_XOSCFAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Oscillator Status</description>
            <name>HIB_TPSTAT_XOSCST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Tamper Module Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tamper disabled</description>
                <name>HIB_TPSTAT_STATE_DISABLED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tamper configured</description>
                <name>HIB_TPSTAT_STATE_CONFIGED</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tamper pin event occurred</description>
                <name>HIB_TPSTAT_STATE_ERROR</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HIB_TPSTAT_STATE</name>
          </field>
        </fields>
        <name>TPSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>HIB Tamper I/O Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR0 Enable</description>
            <name>HIB_TPIO_EN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR0 Trigger Level</description>
            <name>HIB_TPIO_LEV0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR0 Internal Weak Pull-up Enable</description>
            <name>HIB_TPIO_PUEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR0 Glitch Filtering</description>
            <name>HIB_TPIO_GFLTR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR1Enable</description>
            <name>HIB_TPIO_EN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR1 Trigger Level</description>
            <name>HIB_TPIO_LEV1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR1 Internal Weak Pull-up Enable</description>
            <name>HIB_TPIO_PUEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR1 Glitch Filtering</description>
            <name>HIB_TPIO_GFLTR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR2 Enable</description>
            <name>HIB_TPIO_EN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR2 Trigger Level</description>
            <name>HIB_TPIO_LEV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR2 Internal Weak Pull-up Enable</description>
            <name>HIB_TPIO_PUEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR2 Glitch Filtering</description>
            <name>HIB_TPIO_GFLTR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR3 Enable</description>
            <name>HIB_TPIO_EN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR3 Trigger Level</description>
            <name>HIB_TPIO_LEV3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR3 Internal Weak Pull-up Enable</description>
            <name>HIB_TPIO_PUEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMPR3 Glitch Filtering</description>
            <name>HIB_TPIO_GFLTR3</name>
          </field>
        </fields>
        <name>TPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4E0</addressOffset>
        <description>HIB Tamper Log 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Tamper Log Calendar Information</description>
            <name>HIB_TPLOG0_TIME</name>
          </field>
        </fields>
        <name>TPLOG0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4E4</addressOffset>
        <description>HIB Tamper Log 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[0] Trigger</description>
            <name>HIB_TPLOG1_TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[1] Trigger</description>
            <name>HIB_TPLOG1_TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[2] Trigger</description>
            <name>HIB_TPLOG1_TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[3] Trigger</description>
            <name>HIB_TPLOG1_TRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of external 32</description>
            <name>HIB_TPLOG1_XOSC</name>
          </field>
        </fields>
        <name>TPLOG1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4E8</addressOffset>
        <description>HIB Tamper Log 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Tamper Log Calendar Information</description>
            <name>HIB_TPLOG2_TIME</name>
          </field>
        </fields>
        <name>TPLOG2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4EC</addressOffset>
        <description>HIB Tamper Log 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[0] Trigger</description>
            <name>HIB_TPLOG3_TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[1] Trigger</description>
            <name>HIB_TPLOG3_TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[2] Trigger</description>
            <name>HIB_TPLOG3_TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[3] Trigger</description>
            <name>HIB_TPLOG3_TRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of external 32</description>
            <name>HIB_TPLOG3_XOSC</name>
          </field>
        </fields>
        <name>TPLOG3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4F0</addressOffset>
        <description>HIB Tamper Log 4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Tamper Log Calendar Information</description>
            <name>HIB_TPLOG4_TIME</name>
          </field>
        </fields>
        <name>TPLOG4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4F4</addressOffset>
        <description>HIB Tamper Log 5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[0] Trigger</description>
            <name>HIB_TPLOG5_TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[1] Trigger</description>
            <name>HIB_TPLOG5_TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[2] Trigger</description>
            <name>HIB_TPLOG5_TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[3] Trigger</description>
            <name>HIB_TPLOG5_TRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of external 32</description>
            <name>HIB_TPLOG5_XOSC</name>
          </field>
        </fields>
        <name>TPLOG5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4F8</addressOffset>
        <description>HIB Tamper Log 6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Tamper Log Calendar Information</description>
            <name>HIB_TPLOG6_TIME</name>
          </field>
        </fields>
        <name>TPLOG6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4FC</addressOffset>
        <description>HIB Tamper Log 7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[0] Trigger</description>
            <name>HIB_TPLOG7_TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[1] Trigger</description>
            <name>HIB_TPLOG7_TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[2] Trigger</description>
            <name>HIB_TPLOG7_TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of TMPR[3] Trigger</description>
            <name>HIB_TPLOG7_TRIG3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of external 32</description>
            <name>HIB_TPLOG7_XOSC</name>
          </field>
        </fields>
        <name>TPLOG7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>Hibernation Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wake Pin Presence</description>
            <name>HIB_PP_WAKENC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Tamper Pin Presence</description>
            <name>HIB_PP_TAMPER</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>Hibernation Clock Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTCOSC to System Clock Enable</description>
            <name>HIB_CC_SYSCLKEN</name>
          </field>
        </fields>
        <name>CC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FD000</baseAddress>
    <description>Register map for FLASH_CTRL peripheral</description>
    <groupName>FLASH_CTRL</groupName>
    <interrupts>
      <interrupt>
        <name>FLASH_CTRL</name>
        <value>0x1D</value>
      </interrupt>
    </interrupts>
    <name>FLASH_CTRL</name>
    <prependToName>FLASH_CTRL</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Flash Memory Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>Address Offset</description>
            <name>FLASH_FMA_OFFSET</name>
          </field>
        </fields>
        <name>FMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Flash Memory Data</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data Value</description>
            <name>FLASH_FMD_DATA</name>
          </field>
        </fields>
        <name>FMD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Flash Memory Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write a Word into Flash Memory</description>
            <name>FLASH_FMC_WRITE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase a Page of Flash Memory</description>
            <name>FLASH_FMC_ERASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mass Erase Flash Memory</description>
            <name>FLASH_FMC_MERASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Commit Register Value</description>
            <name>FLASH_FMC_COMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>FLASH write key</description>
            <name>FLASH_FMC_WRKEY</name>
          </field>
        </fields>
        <name>FMC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Flash Controller Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Raw Interrupt Status</description>
            <name>FLASH_FCRIS_ARIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programming Raw Interrupt Status</description>
            <name>FLASH_FCRIS_PRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Raw Interrupt Status</description>
            <name>FLASH_FCRIS_ERIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pump Voltage Raw Interrupt Status</description>
            <name>FLASH_FCRIS_VOLTRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalid Data Raw Interrupt Status</description>
            <name>FLASH_FCRIS_INVDRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase Verify Error Raw Interrupt Status</description>
            <name>FLASH_FCRIS_ERRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Program Verify Error Raw Interrupt Status</description>
            <name>FLASH_FCRIS_PROGRIS</name>
          </field>
        </fields>
        <name>FCRIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Flash Controller Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Interrupt Mask</description>
            <name>FLASH_FCIM_AMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programming Interrupt Mask</description>
            <name>FLASH_FCIM_PMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Interrupt Mask</description>
            <name>FLASH_FCIM_EMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VOLT Interrupt Mask</description>
            <name>FLASH_FCIM_VOLTMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalid Data Interrupt Mask</description>
            <name>FLASH_FCIM_INVDMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ERVER Interrupt Mask</description>
            <name>FLASH_FCIM_ERMASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PROGVER Interrupt Mask</description>
            <name>FLASH_FCIM_PROGMASK</name>
          </field>
        </fields>
        <name>FCIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Flash Controller Masked Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Access Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_AMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programming Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_PMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_EMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VOLT Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_VOLTMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalid Data Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_INVDMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ERVER Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_ERMISC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PROGVER Masked Interrupt Status and Clear</description>
            <name>FLASH_FCMISC_PROGMISC</name>
          </field>
        </fields>
        <name>FCMISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Flash Memory Control 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Buffered Flash Memory Write</description>
            <name>FLASH_FMC2_WRBUF</name>
          </field>
        </fields>
        <name>FMC2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Flash Write Buffer Valid</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Memory Write Buffer</description>
            <name>FLASH_FWBVAL_FWB</name>
          </field>
        </fields>
        <name>FWBVAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Flash Program/Erase Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Key Value</description>
            <name>FLASH_FLPEKEY_PEKEY</name>
          </field>
        </fields>
        <name>FLPEKEY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC0</addressOffset>
        <description>Flash Peripheral Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Flash Size</description>
            <name>FLASH_PP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Flash Sector Size of the physical bank</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 KB</description>
                <name>FLASH_PP_MAINSS_1KB</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 KB</description>
                <name>FLASH_PP_MAINSS_2KB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 KB</description>
                <name>FLASH_PP_MAINSS_4KB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 KB</description>
                <name>FLASH_PP_MAINSS_8KB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 KB</description>
                <name>FLASH_PP_MAINSS_16KB</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_PP_MAINSS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EEPROM Sector Size of the physical bank</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 KB</description>
                <name>FLASH_PP_EESS_1KB</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 KB</description>
                <name>FLASH_PP_EESS_2KB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 KB</description>
                <name>FLASH_PP_EESS_4KB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 KB</description>
                <name>FLASH_PP_EESS_8KB</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_PP_EESS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Flash Access</description>
            <name>FLASH_PP_DFA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Mirror Mode</description>
            <name>FLASH_PP_FMM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Prefetch Buffer Mode</description>
            <name>FLASH_PP_PFC</name>
          </field>
        </fields>
        <name>PP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC4</addressOffset>
        <description>SRAM Size</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SRAM Size</description>
            <name>FLASH_SSIZE_SIZE</name>
          </field>
        </fields>
        <name>SSIZE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC8</addressOffset>
        <description>Flash Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Prefetch Off</description>
            <name>FLASH_CONF_FPFOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Prefetch On</description>
            <name>FLASH_CONF_FPFON</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Valid Tags</description>
            <name>FLASH_CONF_CLRTV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Single Prefetch Mode Enable</description>
            <name>FLASH_CONF_SPFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Mirror Mode Enable</description>
            <name>FLASH_CONF_FMME</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFCC</addressOffset>
        <description>ROM Software Map</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 0 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW0EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW0EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 1 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW1EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW1EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 2 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW2EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW2EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 3 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW3EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW3EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 4 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW4EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW4EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW4EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 5 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW5EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW5EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW5EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 6 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW6EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW6EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW6EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ROM SW Region 7 Availability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software region not available to the core</description>
                <name>FLASH_ROMSWMAP_SW7EN_NOTVIS</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Region available to core</description>
                <name>FLASH_ROMSWMAP_SW7EN_CORE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_ROMSWMAP_SW7EN</name>
          </field>
        </fields>
        <name>ROMSWMAP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFD0</addressOffset>
        <description>Flash DMA Address Size</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x12</bitWidth>
            <description>uDMA-accessible Memory Size</description>
            <name>FLASH_DMASZ_SIZE</name>
          </field>
        </fields>
        <name>DMASZ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFD4</addressOffset>
        <description>Flash DMA Starting Address</description>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x12</bitWidth>
            <description>Contains the starting address of the flash region accessible by uDMA if the FLASHPP register DFA bit is set</description>
            <name>FLASH_DMAST_ADDR</name>
          </field>
        </fields>
        <name>DMAST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10D4</addressOffset>
        <description>Reset Vector Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reset Vector Pointer Address</description>
            <name>FLASH_RVP_RV</name>
          </field>
        </fields>
        <name>RVP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11D0</addressOffset>
        <description>Boot Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Control 0</description>
            <name>FLASH_BOOTCFG_DBG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug Control 1</description>
            <name>FLASH_BOOTCFG_DBG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>KEY Select</description>
            <name>FLASH_BOOTCFG_KEY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Boot GPIO Enable</description>
            <name>FLASH_BOOTCFG_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Boot GPIO Polarity</description>
            <name>FLASH_BOOTCFG_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Boot GPIO Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 0</description>
                <name>FLASH_BOOTCFG_PIN_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 1</description>
                <name>FLASH_BOOTCFG_PIN_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 2</description>
                <name>FLASH_BOOTCFG_PIN_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 3</description>
                <name>FLASH_BOOTCFG_PIN_3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 4</description>
                <name>FLASH_BOOTCFG_PIN_4</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 5</description>
                <name>FLASH_BOOTCFG_PIN_5</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 6</description>
                <name>FLASH_BOOTCFG_PIN_6</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin 7</description>
                <name>FLASH_BOOTCFG_PIN_7</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_BOOTCFG_PIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Boot GPIO Port</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port A</description>
                <name>FLASH_BOOTCFG_PORT_A</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port B</description>
                <name>FLASH_BOOTCFG_PORT_B</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port C</description>
                <name>FLASH_BOOTCFG_PORT_C</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port D</description>
                <name>FLASH_BOOTCFG_PORT_D</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port E</description>
                <name>FLASH_BOOTCFG_PORT_E</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port F</description>
                <name>FLASH_BOOTCFG_PORT_F</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port G</description>
                <name>FLASH_BOOTCFG_PORT_G</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Port H</description>
                <name>FLASH_BOOTCFG_PORT_H</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASH_BOOTCFG_PORT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Not Written</description>
            <name>FLASH_BOOTCFG_NW</name>
          </field>
        </fields>
        <name>BOOTCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11E0</addressOffset>
        <description>User Register 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>User Data</description>
            <name>FLASH_USERREG0_DATA</name>
          </field>
        </fields>
        <name>USERREG0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11E4</addressOffset>
        <description>User Register 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>User Data</description>
            <name>FLASH_USERREG1_DATA</name>
          </field>
        </fields>
        <name>USERREG1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11E8</addressOffset>
        <description>User Register 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>User Data</description>
            <name>FLASH_USERREG2_DATA</name>
          </field>
        </fields>
        <name>USERREG2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11EC</addressOffset>
        <description>User Register 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>User Data</description>
            <name>FLASH_USERREG3_DATA</name>
          </field>
        </fields>
        <name>USERREG3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1200</addressOffset>
        <description>Flash Memory Protection Read Enable 0</description>
        <fields></fields>
        <name>FMPRE0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1204</addressOffset>
        <description>Flash Memory Protection Read Enable 1</description>
        <fields></fields>
        <name>FMPRE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1208</addressOffset>
        <description>Flash Memory Protection Read Enable 2</description>
        <fields></fields>
        <name>FMPRE2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120C</addressOffset>
        <description>Flash Memory Protection Read Enable 3</description>
        <fields></fields>
        <name>FMPRE3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1210</addressOffset>
        <description>Flash Memory Protection Read Enable 4</description>
        <fields></fields>
        <name>FMPRE4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1214</addressOffset>
        <description>Flash Memory Protection Read Enable 5</description>
        <fields></fields>
        <name>FMPRE5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1218</addressOffset>
        <description>Flash Memory Protection Read Enable 6</description>
        <fields></fields>
        <name>FMPRE6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x121C</addressOffset>
        <description>Flash Memory Protection Read Enable 7</description>
        <fields></fields>
        <name>FMPRE7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1220</addressOffset>
        <description>Flash Memory Protection Read Enable 8</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE8_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE8</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1224</addressOffset>
        <description>Flash Memory Protection Read Enable 9</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE9_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE9</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1228</addressOffset>
        <description>Flash Memory Protection Read Enable 10</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE10_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE10</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x122C</addressOffset>
        <description>Flash Memory Protection Read Enable 11</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE11_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE11</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1230</addressOffset>
        <description>Flash Memory Protection Read Enable 12</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE12_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE12</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1234</addressOffset>
        <description>Flash Memory Protection Read Enable 13</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE13_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE13</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1238</addressOffset>
        <description>Flash Memory Protection Read Enable 14</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE14_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE14</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x123C</addressOffset>
        <description>Flash Memory Protection Read Enable 15</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Read Enable</description>
            <name>FLASH_FMPRE15_READ_ENABLE</name>
          </field>
        </fields>
        <name>FMPRE15</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1400</addressOffset>
        <description>Flash Memory Protection Program Enable 0</description>
        <fields></fields>
        <name>FMPPE0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1404</addressOffset>
        <description>Flash Memory Protection Program Enable 1</description>
        <fields></fields>
        <name>FMPPE1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1408</addressOffset>
        <description>Flash Memory Protection Program Enable 2</description>
        <fields></fields>
        <name>FMPPE2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140C</addressOffset>
        <description>Flash Memory Protection Program Enable 3</description>
        <fields></fields>
        <name>FMPPE3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1410</addressOffset>
        <description>Flash Memory Protection Program Enable 4</description>
        <fields></fields>
        <name>FMPPE4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1414</addressOffset>
        <description>Flash Memory Protection Program Enable 5</description>
        <fields></fields>
        <name>FMPPE5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1418</addressOffset>
        <description>Flash Memory Protection Program Enable 6</description>
        <fields></fields>
        <name>FMPPE6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x141C</addressOffset>
        <description>Flash Memory Protection Program Enable 7</description>
        <fields></fields>
        <name>FMPPE7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1420</addressOffset>
        <description>Flash Memory Protection Program Enable 8</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE8_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE8</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1424</addressOffset>
        <description>Flash Memory Protection Program Enable 9</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE9_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE9</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1428</addressOffset>
        <description>Flash Memory Protection Program Enable 10</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE10_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE10</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x142C</addressOffset>
        <description>Flash Memory Protection Program Enable 11</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE11_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE11</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1430</addressOffset>
        <description>Flash Memory Protection Program Enable 12</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE12_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE12</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1434</addressOffset>
        <description>Flash Memory Protection Program Enable 13</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE13_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE13</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1438</addressOffset>
        <description>Flash Memory Protection Program Enable 14</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE14_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE14</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x143C</addressOffset>
        <description>Flash Memory Protection Program Enable 15</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Flash Programming Enable</description>
            <name>FLASH_FMPPE15_PROG_ENABLE</name>
          </field>
        </fields>
        <name>FMPPE15</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x100</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[0]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x104</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[1]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x108</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[2]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x10C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[3]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x110</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[4]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x114</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[5]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x118</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[6]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x11C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[7]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x120</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[8]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x124</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[9]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x128</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[10]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x12C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[11]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x130</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[12]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x134</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[13]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x138</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[14]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x13C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[15]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x140</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[16]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x144</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[17]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x148</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[18]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x14C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[19]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x150</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[20]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x154</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[21]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x158</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[22]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x15C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[23]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x160</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[24]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x164</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[25]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x168</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[26]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x16C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[27]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x170</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[28]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x174</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[29]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x178</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[30]</name>
      </register>
    </registers>
    <registers>
      <register>
        <addressOffset>0x17C</addressOffset>
        <description>Flash Write Buffer n</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data</description>
            <name>FLASH_FWBN_DATA</name>
          </field>
        </fields>
        <name>FWBN[31]</name>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FE000</baseAddress>
    <description>Register map for SYSCTL peripheral</description>
    <groupName>SYSCTL</groupName>
    <interrupts>
      <interrupt>
        <name>SYSCTL</name>
        <value>0x1C</value>
      </interrupt>
    </interrupts>
    <name>SYSCTL</name>
    <prependToName>SYSCTL</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Device Identification 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Minor Revision</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Initial device, or a major revision update</description>
                <name>SYSCTL_DID0_MIN_0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>First metal layer change</description>
                <name>SYSCTL_DID0_MIN_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Second metal layer change</description>
                <name>SYSCTL_DID0_MIN_2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID0_MIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Major Revision</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Revision A (initial device)</description>
                <name>SYSCTL_DID0_MAJ_REVA</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Revision B (first base layer revision)</description>
                <name>SYSCTL_DID0_MAJ_REVB</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Revision C (second base layer revision)</description>
                <name>SYSCTL_DID0_MAJ_REVC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID0_MAJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Device Class</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MSP432E4 class microcontrollers</description>
                <name>SYSCTL_DID0_CLASS_MSP432E4</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID0_CLASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DID0 Version</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Second version of the DID0 register format.</description>
                <name>SYSCTL_DID0_VER_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID0_VER</name>
          </field>
        </fields>
        <name>DID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Device Identification 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Qualification Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Engineering Sample (unqualified)</description>
                <name>SYSCTL_DID1_QUAL_ES</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pilot Production (unqualified)</description>
                <name>SYSCTL_DID1_QUAL_PP</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fully Qualified</description>
                <name>SYSCTL_DID1_QUAL_FQ</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID1_QUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RoHS-Compliance</description>
            <name>SYSCTL_DID1_ROHS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Package Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>QFP package</description>
                <name>SYSCTL_DID1_PKG_QFP</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BGA package</description>
                <name>SYSCTL_DID1_PKG_BGA</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID1_PKG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Temperature Range</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Commercial temperature range</description>
                <name>SYSCTL_DID1_TEMP_C</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Industrial temperature range</description>
                <name>SYSCTL_DID1_TEMP_I</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Extended temperature range</description>
                <name>SYSCTL_DID1_TEMP_E</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID1_TEMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Package Pin Count</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>128-pin TQFP package</description>
                <name>SYSCTL_DID1_PINCNT_128</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>212-pin BGA package</description>
                <name>SYSCTL_DID1_PINCNT_212</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DID1_PINCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Part Number</description>
            <name>SYSCTL_DID1_PRTNO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Family</description>
            <name>SYSCTL_DID1_FAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DID1 Version</description>
            <name>SYSCTL_DID1_VER</name>
          </field>
        </fields>
        <name>DID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Power-Temp Brown Out Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VDD (VDDS) under BOR Event Action</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Action</description>
                <name>SYSCTL_PTBOCTL_VDD_UBOR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>System control interrupt</description>
                <name>SYSCTL_PTBOCTL_VDD_UBOR_SYSINT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI</description>
                <name>SYSCTL_PTBOCTL_VDD_UBOR_NMI</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset</description>
                <name>SYSCTL_PTBOCTL_VDD_UBOR_RST</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_PTBOCTL_VDD_UBOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>VDDA under BOR Event Action</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Action</description>
                <name>SYSCTL_PTBOCTL_VDDA_UBOR_NONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>System control interrupt</description>
                <name>SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI</description>
                <name>SYSCTL_PTBOCTL_VDDA_UBOR_NMI</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset</description>
                <name>SYSCTL_PTBOCTL_VDDA_UBOR_RST</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_PTBOCTL_VDDA_UBOR</name>
          </field>
        </fields>
        <name>PTBOCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Brown-Out Reset Raw Interrupt Status</description>
            <name>SYSCTL_RIS_BORRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Main Oscillator Failure Raw Interrupt Status</description>
            <name>SYSCTL_RIS_MOFRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Lock Raw Interrupt Status</description>
            <name>SYSCTL_RIS_PLLLRIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Power Up Raw Interrupt Status</description>
            <name>SYSCTL_RIS_MOSCPUPRIS</name>
          </field>
        </fields>
        <name>RIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Interrupt Mask Control</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Brown-Out Reset Interrupt Mask</description>
            <name>SYSCTL_IMC_BORIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Main Oscillator Failure Interrupt Mask</description>
            <name>SYSCTL_IMC_MOFIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Lock Interrupt Mask</description>
            <name>SYSCTL_IMC_PLLLIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Power Up Interrupt Mask</description>
            <name>SYSCTL_IMC_MOSCPUPIM</name>
          </field>
        </fields>
        <name>IMC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Masked Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BOR Masked Interrupt Status</description>
            <name>SYSCTL_MISC_BORMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Main Oscillator Failure Masked Interrupt Status</description>
            <name>SYSCTL_MISC_MOFMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Lock Masked Interrupt Status</description>
            <name>SYSCTL_MISC_PLLLMIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Power Up Masked Interrupt Status</description>
            <name>SYSCTL_MISC_MOSCPUPMIS</name>
          </field>
        </fields>
        <name>MISC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Reset Cause</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reset</description>
            <name>SYSCTL_RESC_EXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power-On Reset</description>
            <name>SYSCTL_RESC_POR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Brown-Out Reset</description>
            <name>SYSCTL_RESC_BOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Reset</description>
            <name>SYSCTL_RESC_WDT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset</description>
            <name>SYSCTL_RESC_SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Reset</description>
            <name>SYSCTL_RESC_WDT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HIB Reset</description>
            <name>SYSCTL_RESC_HIB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HSSR Reset</description>
            <name>SYSCTL_RESC_HSSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Failure Reset</description>
            <name>SYSCTL_RESC_MOSCFAIL</name>
          </field>
        </fields>
        <name>RESC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Power-Temperature Cause</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDD Under BOR Status</description>
            <name>SYSCTL_PWRTC_VDD_UBOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VDDA Under BOR Status</description>
            <name>SYSCTL_PWRTC_VDDA_UBOR</name>
          </field>
        </fields>
        <name>PWRTC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>NMI Cause Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Pin NMI</description>
            <name>SYSCTL_NMIC_EXTERNAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power/Brown Out Event NMI</description>
            <name>SYSCTL_NMIC_POWER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watch Dog Timer (WDT) 0 NMI</description>
            <name>SYSCTL_NMIC_WDT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watch Dog Timer (WDT) 1 NMI</description>
            <name>SYSCTL_NMIC_WDT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Tamper Event NMI</description>
            <name>SYSCTL_NMIC_TAMPER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Failure NMI</description>
            <name>SYSCTL_NMIC_MOSCFAIL</name>
          </field>
        </fields>
        <name>NMIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Main Oscillator Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Validation for MOSC</description>
            <name>SYSCTL_MOSCCTL_CVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Failure Action</description>
            <name>SYSCTL_MOSCCTL_MOSCIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Crystal Connected</description>
            <name>SYSCTL_MOSCCTL_NOXTAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Down</description>
            <name>SYSCTL_MOSCCTL_PWRDN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Range</description>
            <name>SYSCTL_MOSCCTL_OSCRNG</name>
          </field>
        </fields>
        <name>MOSCCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>Run and Sleep Mode Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>PLL System Clock Divisor</description>
            <name>SYSCTL_RSCLKCFG_PSYSDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Oscillator System Clock Divisor</description>
            <name>SYSCTL_RSCLKCFG_OSYSDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Oscillator Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC is oscillator source</description>
                <name>SYSCTL_RSCLKCFG_OSCSRC_PIOSC</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFIOSC is oscillator source</description>
                <name>SYSCTL_RSCLKCFG_OSCSRC_LFIOSC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC is oscillator source</description>
                <name>SYSCTL_RSCLKCFG_OSCSRC_MOSC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hibernation Module RTC Oscillator (RTCOSC)</description>
                <name>SYSCTL_RSCLKCFG_OSCSRC_RTC</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RSCLKCFG_OSCSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PLL Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC is PLL input clock source</description>
                <name>SYSCTL_RSCLKCFG_PLLSRC_PIOSC</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC is the PLL input clock source</description>
                <name>SYSCTL_RSCLKCFG_PLLSRC_MOSC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RSCLKCFG_PLLSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use PLL</description>
            <name>SYSCTL_RSCLKCFG_USEPLL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Clock Gating</description>
            <name>SYSCTL_RSCLKCFG_ACG</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New PLLFREQ Accept</description>
            <name>SYSCTL_RSCLKCFG_NEWFREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Memory Timing Register Update</description>
            <name>SYSCTL_RSCLKCFG_MEMTIMU</name>
          </field>
        </fields>
        <name>RSCLKCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC0</addressOffset>
        <description>Memory Timing Parameter Register 0 for Main Flash and EEPROM</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Flash Wait State</description>
            <name>SYSCTL_MEMTIM0_FWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Bank Clock Edge</description>
            <name>SYSCTL_MEMTIM0_FBCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Flash Bank Clock High Time</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2 system clock period</description>
                <name>SYSCTL_MEMTIM0_FBCHT_0_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 system clock period</description>
                <name>SYSCTL_MEMTIM0_FBCHT_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_1_5</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_2_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_3</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_3_5</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_4</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_FBCHT_4_5</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_MEMTIM0_FBCHT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EEPROM Wait States</description>
            <name>SYSCTL_MEMTIM0_EWS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Bank Clock Edge</description>
            <name>SYSCTL_MEMTIM0_EBCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>EEPROM Clock High Time</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2 system clock period</description>
                <name>SYSCTL_MEMTIM0_EBCHT_0_5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 system clock period</description>
                <name>SYSCTL_MEMTIM0_EBCHT_1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_1_5</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_2</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_2_5</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_3</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_3_5</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_4</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4.5 system clock periods</description>
                <name>SYSCTL_MEMTIM0_EBCHT_4_5</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_MEMTIM0_EBCHT</name>
          </field>
        </fields>
        <name>MEMTIM0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>Alternate Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Alternate Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SYSCTL_ALTCLKCFG_ALTCLK_PIOSC</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hibernation Module Real-time clock output (RTCOSC)</description>
                <name>SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-frequency internal oscillator (LFIOSC)</description>
                <name>SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_ALTCLKCFG_ALTCLK</name>
          </field>
        </fields>
        <name>ALTCLKCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>Deep Sleep Clock Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Deep Sleep Clock Divisor</description>
            <name>SYSCTL_DSCLKCFG_DSSYSDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Deep Sleep Oscillator Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFIOSC</description>
                <name>SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC</description>
                <name>SYSCTL_DSCLKCFG_DSOSCSRC_MOSC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hibernation Module RTCOSC</description>
                <name>SYSCTL_DSCLKCFG_DSOSCSRC_RTC</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DSCLKCFG_DSOSCSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOSC Disable Power Down</description>
            <name>SYSCTL_DSCLKCFG_MOSCDPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PIOSC Power Down</description>
            <name>SYSCTL_DSCLKCFG_PIOSCPD</name>
          </field>
        </fields>
        <name>DSCLKCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x148</addressOffset>
        <description>Divisor and Source Clock Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Divisor Value</description>
            <name>SYSCTL_DIVSCLK_DIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System Clock</description>
                <name>SYSCTL_DIVSCLK_SRC_SYSCLK</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIOSC</description>
                <name>SYSCTL_DIVSCLK_SRC_PIOSC</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MOSC</description>
                <name>SYSCTL_DIVSCLK_SRC_MOSC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DIVSCLK_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DIVSCLK Enable</description>
            <name>SYSCTL_DIVSCLK_EN</name>
          </field>
        </fields>
        <name>DIVSCLK</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14C</addressOffset>
        <description>System Properties</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU Present</description>
            <name>SYSCTL_SYSPROP_FPU</name>
          </field>
        </fields>
        <name>SYSPROP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>Precision Internal Oscillator Calibration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>User Trim Value</description>
            <name>SYSCTL_PIOSCCAL_UT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update Trim</description>
            <name>SYSCTL_PIOSCCAL_UPDATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Calibration</description>
            <name>SYSCTL_PIOSCCAL_CAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use User Trim Value</description>
            <name>SYSCTL_PIOSCCAL_UTEN</name>
          </field>
        </fields>
        <name>PIOSCCAL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x154</addressOffset>
        <description>Precision Internal Oscillator Statistics</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Calibration Trim Value</description>
            <name>SYSCTL_PIOSCSTAT_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Calibration Result</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Calibration has not been attempted</description>
                <name>SYSCTL_PIOSCSTAT_CRNONE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last calibration operation completed to meet 1% accuracy</description>
                <name>SYSCTL_PIOSCSTAT_CRPASS</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last calibration operation failed to meet 1% accuracy</description>
                <name>SYSCTL_PIOSCSTAT_CRFAIL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_PIOSCSTAT_CR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Default Trim Value</description>
            <name>SYSCTL_PIOSCSTAT_DT</name>
          </field>
        </fields>
        <name>PIOSCSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>PLL Frequency 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>PLL M Integer Value</description>
            <name>SYSCTL_PLLFREQ0_MINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>PLL M Fractional Value</description>
            <name>SYSCTL_PLLFREQ0_MFRAC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Power</description>
            <name>SYSCTL_PLLFREQ0_PLLPWR</name>
          </field>
        </fields>
        <name>PLLFREQ0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>PLL Frequency 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>PLL N Value</description>
            <name>SYSCTL_PLLFREQ1_N</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>PLL Q Value</description>
            <name>SYSCTL_PLLFREQ1_Q</name>
          </field>
        </fields>
        <name>PLLFREQ1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x168</addressOffset>
        <description>PLL Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Lock</description>
            <name>SYSCTL_PLLSTAT_LOCK</name>
          </field>
        </fields>
        <name>PLLSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x188</addressOffset>
        <description>Sleep Power Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SRAM Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active Mode</description>
                <name>SYSCTL_SLPPWRCFG_SRAMPM_NRM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Standby Mode</description>
                <name>SYSCTL_SLPPWRCFG_SRAMPM_SBY</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Power Mode</description>
                <name>SYSCTL_SLPPWRCFG_SRAMPM_LP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_SLPPWRCFG_SRAMPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active Mode</description>
                <name>SYSCTL_SLPPWRCFG_FLASHPM_NRM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Power Mode</description>
                <name>SYSCTL_SLPPWRCFG_FLASHPM_SLP</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_SLPPWRCFG_FLASHPM</name>
          </field>
        </fields>
        <name>SLPPWRCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18C</addressOffset>
        <description>Deep-Sleep Power Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SRAM Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active Mode</description>
                <name>SYSCTL_DSLPPWRCFG_SRAMPM_NRM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Standby Mode</description>
                <name>SYSCTL_DSLPPWRCFG_SRAMPM_SBY</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Power Mode</description>
                <name>SYSCTL_DSLPPWRCFG_SRAMPM_LP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DSLPPWRCFG_SRAMPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Active Mode</description>
                <name>SYSCTL_DSLPPWRCFG_FLASHPM_NRM</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low Power Mode</description>
                <name>SYSCTL_DSLPPWRCFG_FLASHPM_SLP</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_DSLPPWRCFG_FLASHPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Temperature Sense Power Down</description>
            <name>SYSCTL_DSLPPWRCFG_TSPD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LDO Sleep Mode</description>
            <name>SYSCTL_DSLPPWRCFG_LDOSM</name>
          </field>
        </fields>
        <name>DSLPPWRCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1A0</addressOffset>
        <description>Non-Volatile Memory Information</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>32 Word Flash Write Buffer Available</description>
            <name>SYSCTL_NVMSTAT_FWB</name>
          </field>
        </fields>
        <name>NVMSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1B4</addressOffset>
        <description>LDO Sleep Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LDO Output Voltage</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.90 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_0_90V</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.95 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_0_95V</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.00 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_1_00V</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_1_05V</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.10 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_1_10V</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_1_15V</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.20 V</description>
                <name>SYSCTL_LDOSPCTL_VLDO_1_20V</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_LDOSPCTL_VLDO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Voltage Adjust Enable</description>
            <name>SYSCTL_LDOSPCTL_VADJEN</name>
          </field>
        </fields>
        <name>LDOSPCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1BC</addressOffset>
        <description>LDO Deep-Sleep Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LDO Output Voltage</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.90 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_0_90V</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.95 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_0_95V</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.00 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_00V</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_05V</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.10 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_10V</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_15V</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.20 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_20V</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_25V</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.30 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_30V</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35 V</description>
                <name>SYSCTL_LDODPCTL_VLDO_1_35V</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_LDODPCTL_VLDO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Voltage Adjust Enable</description>
            <name>SYSCTL_LDODPCTL_VADJEN</name>
          </field>
        </fields>
        <name>LDODPCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1D8</addressOffset>
        <description>Reset Behavior Control Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>External RST Pin Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External RST assertion issues a system reset. The application starts within 10 us</description>
                <name>SYSCTL_RESBEHAVCTL_EXTRES_SYSRST</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External RST assertion issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                <name>SYSCTL_RESBEHAVCTL_EXTRES_POR</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RESBEHAVCTL_EXTRES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BOR Reset operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Brown Out Reset issues system reset. The application starts within 10 us</description>
                <name>SYSCTL_RESBEHAVCTL_BOR_SYSRST</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Brown Out Reset issues a simulated POR sequence. The application starts less than 500 us after deassertion (Default)</description>
                <name>SYSCTL_RESBEHAVCTL_BOR_POR</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RESBEHAVCTL_BOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Watchdog 0 Reset Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Watchdog 0 issues a system reset. The application starts within 10 us</description>
                <name>SYSCTL_RESBEHAVCTL_WDOG0_SYSRST</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Watchdog 0 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                <name>SYSCTL_RESBEHAVCTL_WDOG0_POR</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RESBEHAVCTL_WDOG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Watchdog 1 Reset Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Watchdog 1 issues a system reset. The application starts within 10 us</description>
                <name>SYSCTL_RESBEHAVCTL_WDOG1_SYSRST</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Watchdog 1 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)</description>
                <name>SYSCTL_RESBEHAVCTL_WDOG1_POR</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_RESBEHAVCTL_WDOG1</name>
          </field>
        </fields>
        <name>RESBEHAVCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1F4</addressOffset>
        <description>Hardware System Service Request</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>Command Descriptor Pointer</description>
            <name>SYSCTL_HSSR_CDOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Write Key</description>
            <name>SYSCTL_HSSR_KEY</name>
          </field>
        </fields>
        <name>HSSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x280</addressOffset>
        <description>USB Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Power Domain Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OFF</description>
                <name>SYSCTL_USBPDS_PWRSTAT_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ON</description>
                <name>SYSCTL_USBPDS_PWRSTAT_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_USBPDS_PWRSTAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Memory Array Power Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array OFF</description>
                <name>SYSCTL_USBPDS_MEMSTAT_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SRAM Retention</description>
                <name>SYSCTL_USBPDS_MEMSTAT_RETAIN</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array On</description>
                <name>SYSCTL_USBPDS_MEMSTAT_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_USBPDS_MEMSTAT</name>
          </field>
        </fields>
        <name>USBPDS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x284</addressOffset>
        <description>USB Memory Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Memory Array Power Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array OFF</description>
                <name>SYSCTL_USBMPC_PWRCTL_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SRAM Retention</description>
                <name>SYSCTL_USBMPC_PWRCTL_RETAIN</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array On</description>
                <name>SYSCTL_USBMPC_PWRCTL_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_USBMPC_PWRCTL</name>
          </field>
        </fields>
        <name>USBMPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x288</addressOffset>
        <description>Ethernet MAC Power Domain Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Power Domain Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OFF</description>
                <name>SYSCTL_EMACPDS_PWRSTAT_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ON</description>
                <name>SYSCTL_EMACPDS_PWRSTAT_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_EMACPDS_PWRSTAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Memory Array Power Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array OFF</description>
                <name>SYSCTL_EMACPDS_MEMSTAT_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array On</description>
                <name>SYSCTL_EMACPDS_MEMSTAT_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_EMACPDS_MEMSTAT</name>
          </field>
        </fields>
        <name>EMACPDS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28C</addressOffset>
        <description>Ethernet MAC Memory Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Memory Array Power Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array OFF</description>
                <name>SYSCTL_EMACMPC_PWRCTL_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array On</description>
                <name>SYSCTL_EMACMPC_PWRCTL_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_EMACMPC_PWRCTL</name>
          </field>
        </fields>
        <name>EMACMPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x294</addressOffset>
        <description>LCD Memory Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Memory Array Power Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array OFF</description>
                <name>SYSCTL_LCDMPC_PWRCTL_OFF</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Array On</description>
                <name>SYSCTL_LCDMPC_PWRCTL_ON</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYSCTL_LCDMPC_PWRCTL</name>
          </field>
        </fields>
        <name>LCDMPC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x300</addressOffset>
        <description>Watchdog Timer Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Present</description>
            <name>SYSCTL_PPWD_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Present</description>
            <name>SYSCTL_PPWD_P1</name>
          </field>
        </fields>
        <name>PPWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x304</addressOffset>
        <description>16/32-Bit General-Purpose Timer Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Present</description>
            <name>SYSCTL_PPTIMER_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Present</description>
            <name>SYSCTL_PPTIMER_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Present</description>
            <name>SYSCTL_PPTIMER_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Present</description>
            <name>SYSCTL_PPTIMER_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Present</description>
            <name>SYSCTL_PPTIMER_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Present</description>
            <name>SYSCTL_PPTIMER_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Present</description>
            <name>SYSCTL_PPTIMER_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Present</description>
            <name>SYSCTL_PPTIMER_P7</name>
          </field>
        </fields>
        <name>PPTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x308</addressOffset>
        <description>General-Purpose Input/Output Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Present</description>
            <name>SYSCTL_PPGPIO_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Present</description>
            <name>SYSCTL_PPGPIO_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Present</description>
            <name>SYSCTL_PPGPIO_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Present</description>
            <name>SYSCTL_PPGPIO_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Present</description>
            <name>SYSCTL_PPGPIO_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Present</description>
            <name>SYSCTL_PPGPIO_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Present</description>
            <name>SYSCTL_PPGPIO_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Present</description>
            <name>SYSCTL_PPGPIO_P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Present</description>
            <name>SYSCTL_PPGPIO_P8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Present</description>
            <name>SYSCTL_PPGPIO_P9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Present</description>
            <name>SYSCTL_PPGPIO_P10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Present</description>
            <name>SYSCTL_PPGPIO_P11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Present</description>
            <name>SYSCTL_PPGPIO_P12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Present</description>
            <name>SYSCTL_PPGPIO_P13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Present</description>
            <name>SYSCTL_PPGPIO_P14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Present</description>
            <name>SYSCTL_PPGPIO_P15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Present</description>
            <name>SYSCTL_PPGPIO_P16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Present</description>
            <name>SYSCTL_PPGPIO_P17</name>
          </field>
        </fields>
        <name>PPGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30C</addressOffset>
        <description>Micro Direct Memory Access Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Present</description>
            <name>SYSCTL_PPDMA_P0</name>
          </field>
        </fields>
        <name>PPDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <description>EPI Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Present</description>
            <name>SYSCTL_PPEPI_P0</name>
          </field>
        </fields>
        <name>PPEPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <description>Hibernation Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Present</description>
            <name>SYSCTL_PPHIB_P0</name>
          </field>
        </fields>
        <name>PPHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x318</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Present</description>
            <name>SYSCTL_PPUART_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Present</description>
            <name>SYSCTL_PPUART_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Present</description>
            <name>SYSCTL_PPUART_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Present</description>
            <name>SYSCTL_PPUART_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Present</description>
            <name>SYSCTL_PPUART_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Present</description>
            <name>SYSCTL_PPUART_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Present</description>
            <name>SYSCTL_PPUART_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Present</description>
            <name>SYSCTL_PPUART_P7</name>
          </field>
        </fields>
        <name>PPUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x31C</addressOffset>
        <description>Synchronous Serial Interface Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Present</description>
            <name>SYSCTL_PPSSI_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Present</description>
            <name>SYSCTL_PPSSI_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Present</description>
            <name>SYSCTL_PPSSI_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Present</description>
            <name>SYSCTL_PPSSI_P3</name>
          </field>
        </fields>
        <name>PPSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x320</addressOffset>
        <description>Inter-Integrated Circuit Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Present</description>
            <name>SYSCTL_PPI2C_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Present</description>
            <name>SYSCTL_PPI2C_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Present</description>
            <name>SYSCTL_PPI2C_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Present</description>
            <name>SYSCTL_PPI2C_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Present</description>
            <name>SYSCTL_PPI2C_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Present</description>
            <name>SYSCTL_PPI2C_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Present</description>
            <name>SYSCTL_PPI2C_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Present</description>
            <name>SYSCTL_PPI2C_P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Present</description>
            <name>SYSCTL_PPI2C_P8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Present</description>
            <name>SYSCTL_PPI2C_P9</name>
          </field>
        </fields>
        <name>PPI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x328</addressOffset>
        <description>Universal Serial Bus Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Present</description>
            <name>SYSCTL_PPUSB_P0</name>
          </field>
        </fields>
        <name>PPUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x330</addressOffset>
        <description>Ethernet PHY Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Module Present</description>
            <name>SYSCTL_PPEPHY_P0</name>
          </field>
        </fields>
        <name>PPEPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x334</addressOffset>
        <description>Controller Area Network Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Present</description>
            <name>SYSCTL_PPCAN_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Present</description>
            <name>SYSCTL_PPCAN_P1</name>
          </field>
        </fields>
        <name>PPCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x338</addressOffset>
        <description>Analog-to-Digital Converter Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Present</description>
            <name>SYSCTL_PPADC_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Present</description>
            <name>SYSCTL_PPADC_P1</name>
          </field>
        </fields>
        <name>PPADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x33C</addressOffset>
        <description>Analog Comparator Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module Present</description>
            <name>SYSCTL_PPACMP_P0</name>
          </field>
        </fields>
        <name>PPACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x340</addressOffset>
        <description>Pulse Width Modulator Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Present</description>
            <name>SYSCTL_PPPWM_P0</name>
          </field>
        </fields>
        <name>PPPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x344</addressOffset>
        <description>Quadrature Encoder Interface Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Present</description>
            <name>SYSCTL_PPQEI_P0</name>
          </field>
        </fields>
        <name>PPQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x358</addressOffset>
        <description>EEPROM Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Present</description>
            <name>SYSCTL_PPEEPROM_P0</name>
          </field>
        </fields>
        <name>PPEEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x374</addressOffset>
        <description>CRC and Cryptographic Modules Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Present</description>
            <name>SYSCTL_PPCCM_P0</name>
          </field>
        </fields>
        <name>PPCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x390</addressOffset>
        <description>LCD Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Module Present</description>
            <name>SYSCTL_PPLCD_P0</name>
          </field>
        </fields>
        <name>PPLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x398</addressOffset>
        <description>1-Wire Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module Present</description>
            <name>SYSCTL_PPOWIRE_P0</name>
          </field>
        </fields>
        <name>PPOWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x39C</addressOffset>
        <description>Ethernet MAC Peripheral Present</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet Controller Module Present</description>
            <name>SYSCTL_PPEMAC_P0</name>
          </field>
        </fields>
        <name>PPEMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x500</addressOffset>
        <description>Watchdog Timer Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Software Reset</description>
            <name>SYSCTL_SRWD_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Software Reset</description>
            <name>SYSCTL_SRWD_R1</name>
          </field>
        </fields>
        <name>SRWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x504</addressOffset>
        <description>16/32-Bit General-Purpose Timer Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Software Reset</description>
            <name>SYSCTL_SRTIMER_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Software Reset</description>
            <name>SYSCTL_SRTIMER_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Software Reset</description>
            <name>SYSCTL_SRTIMER_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Software Reset</description>
            <name>SYSCTL_SRTIMER_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Software Reset</description>
            <name>SYSCTL_SRTIMER_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Software Reset</description>
            <name>SYSCTL_SRTIMER_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Software Reset</description>
            <name>SYSCTL_SRTIMER_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Software Reset</description>
            <name>SYSCTL_SRTIMER_R7</name>
          </field>
        </fields>
        <name>SRTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x508</addressOffset>
        <description>General-Purpose Input/Output Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Software Reset</description>
            <name>SYSCTL_SRGPIO_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Software Reset</description>
            <name>SYSCTL_SRGPIO_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Software Reset</description>
            <name>SYSCTL_SRGPIO_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Software Reset</description>
            <name>SYSCTL_SRGPIO_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Software Reset</description>
            <name>SYSCTL_SRGPIO_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Software Reset</description>
            <name>SYSCTL_SRGPIO_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Software Reset</description>
            <name>SYSCTL_SRGPIO_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Software Reset</description>
            <name>SYSCTL_SRGPIO_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Software Reset</description>
            <name>SYSCTL_SRGPIO_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Software Reset</description>
            <name>SYSCTL_SRGPIO_R9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Software Reset</description>
            <name>SYSCTL_SRGPIO_R10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Software Reset</description>
            <name>SYSCTL_SRGPIO_R11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Software Reset</description>
            <name>SYSCTL_SRGPIO_R12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Software Reset</description>
            <name>SYSCTL_SRGPIO_R13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Software Reset</description>
            <name>SYSCTL_SRGPIO_R14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Software Reset</description>
            <name>SYSCTL_SRGPIO_R15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Software Reset</description>
            <name>SYSCTL_SRGPIO_R16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Software Reset</description>
            <name>SYSCTL_SRGPIO_R17</name>
          </field>
        </fields>
        <name>SRGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50C</addressOffset>
        <description>Micro Direct Memory Access Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Software Reset</description>
            <name>SYSCTL_SRDMA_R0</name>
          </field>
        </fields>
        <name>SRDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>EPI Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Software Reset</description>
            <name>SYSCTL_SREPI_R0</name>
          </field>
        </fields>
        <name>SREPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>Hibernation Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Software Reset</description>
            <name>SYSCTL_SRHIB_R0</name>
          </field>
        </fields>
        <name>SRHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Software Reset</description>
            <name>SYSCTL_SRUART_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Software Reset</description>
            <name>SYSCTL_SRUART_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Software Reset</description>
            <name>SYSCTL_SRUART_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Software Reset</description>
            <name>SYSCTL_SRUART_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Software Reset</description>
            <name>SYSCTL_SRUART_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Software Reset</description>
            <name>SYSCTL_SRUART_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Software Reset</description>
            <name>SYSCTL_SRUART_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Software Reset</description>
            <name>SYSCTL_SRUART_R7</name>
          </field>
        </fields>
        <name>SRUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>Synchronous Serial Interface Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Software Reset</description>
            <name>SYSCTL_SRSSI_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Software Reset</description>
            <name>SYSCTL_SRSSI_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Software Reset</description>
            <name>SYSCTL_SRSSI_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Software Reset</description>
            <name>SYSCTL_SRSSI_R3</name>
          </field>
        </fields>
        <name>SRSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x520</addressOffset>
        <description>Inter-Integrated Circuit Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Software Reset</description>
            <name>SYSCTL_SRI2C_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Software Reset</description>
            <name>SYSCTL_SRI2C_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Software Reset</description>
            <name>SYSCTL_SRI2C_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Software Reset</description>
            <name>SYSCTL_SRI2C_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Software Reset</description>
            <name>SYSCTL_SRI2C_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Software Reset</description>
            <name>SYSCTL_SRI2C_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Software Reset</description>
            <name>SYSCTL_SRI2C_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Software Reset</description>
            <name>SYSCTL_SRI2C_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Software Reset</description>
            <name>SYSCTL_SRI2C_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Software Reset</description>
            <name>SYSCTL_SRI2C_R9</name>
          </field>
        </fields>
        <name>SRI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x528</addressOffset>
        <description>Universal Serial Bus Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Software Reset</description>
            <name>SYSCTL_SRUSB_R0</name>
          </field>
        </fields>
        <name>SRUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x530</addressOffset>
        <description>Ethernet PHY Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Module Software Reset</description>
            <name>SYSCTL_SREPHY_R0</name>
          </field>
        </fields>
        <name>SREPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x534</addressOffset>
        <description>Controller Area Network Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Software Reset</description>
            <name>SYSCTL_SRCAN_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Software Reset</description>
            <name>SYSCTL_SRCAN_R1</name>
          </field>
        </fields>
        <name>SRCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x538</addressOffset>
        <description>Analog-to-Digital Converter Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Software Reset</description>
            <name>SYSCTL_SRADC_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Software Reset</description>
            <name>SYSCTL_SRADC_R1</name>
          </field>
        </fields>
        <name>SRADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x53C</addressOffset>
        <description>Analog Comparator Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Software Reset</description>
            <name>SYSCTL_SRACMP_R0</name>
          </field>
        </fields>
        <name>SRACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x540</addressOffset>
        <description>Pulse Width Modulator Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Software Reset</description>
            <name>SYSCTL_SRPWM_R0</name>
          </field>
        </fields>
        <name>SRPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x544</addressOffset>
        <description>Quadrature Encoder Interface Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Software Reset</description>
            <name>SYSCTL_SRQEI_R0</name>
          </field>
        </fields>
        <name>SRQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x558</addressOffset>
        <description>EEPROM Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Software Reset</description>
            <name>SYSCTL_SREEPROM_R0</name>
          </field>
        </fields>
        <name>SREEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x574</addressOffset>
        <description>CRC and Cryptographic Modules Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Software Reset</description>
            <name>SYSCTL_SRCCM_R0</name>
          </field>
        </fields>
        <name>SRCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x590</addressOffset>
        <description>LCD Controller Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Module 0 Software Reset</description>
            <name>SYSCTL_SRLCD_R0</name>
          </field>
        </fields>
        <name>SRLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x598</addressOffset>
        <description>1-Wire Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module Software Reset</description>
            <name>SYSCTL_SROWIRE_R0</name>
          </field>
        </fields>
        <name>SROWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x59C</addressOffset>
        <description>Ethernet MAC Software Reset</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet Controller MAC Module 0 Software Reset</description>
            <name>SYSCTL_SREMAC_R0</name>
          </field>
        </fields>
        <name>SREMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x600</addressOffset>
        <description>Watchdog Timer Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCWD_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCWD_R1</name>
          </field>
        </fields>
        <name>RCGCWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x604</addressOffset>
        <description>16/32-Bit General-Purpose Timer Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCTIMER_R7</name>
          </field>
        </fields>
        <name>RCGCTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x608</addressOffset>
        <description>General-Purpose Input/Output Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCGPIO_R17</name>
          </field>
        </fields>
        <name>RCGCGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60C</addressOffset>
        <description>Micro Direct Memory Access Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCDMA_R0</name>
          </field>
        </fields>
        <name>RCGCDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x610</addressOffset>
        <description>EPI Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCEPI_R0</name>
          </field>
        </fields>
        <name>RCGCEPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x614</addressOffset>
        <description>Hibernation Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCHIB_R0</name>
          </field>
        </fields>
        <name>RCGCHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x618</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUART_R7</name>
          </field>
        </fields>
        <name>RCGCUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x61C</addressOffset>
        <description>Synchronous Serial Interface Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCSSI_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCSSI_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCSSI_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCSSI_R3</name>
          </field>
        </fields>
        <name>RCGCSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x620</addressOffset>
        <description>Inter-Integrated Circuit Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCI2C_R9</name>
          </field>
        </fields>
        <name>RCGCI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x628</addressOffset>
        <description>Universal Serial Bus Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCUSB_R0</name>
          </field>
        </fields>
        <name>RCGCUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x630</addressOffset>
        <description>Ethernet PHY Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCEPHY_R0</name>
          </field>
        </fields>
        <name>RCGCEPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x634</addressOffset>
        <description>Controller Area Network Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCCAN_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCCAN_R1</name>
          </field>
        </fields>
        <name>RCGCCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x638</addressOffset>
        <description>Analog-to-Digital Converter Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCADC_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCADC_R1</name>
          </field>
        </fields>
        <name>RCGCADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x63C</addressOffset>
        <description>Analog Comparator Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCACMP_R0</name>
          </field>
        </fields>
        <name>RCGCACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x640</addressOffset>
        <description>Pulse Width Modulator Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCPWM_R0</name>
          </field>
        </fields>
        <name>RCGCPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x644</addressOffset>
        <description>Quadrature Encoder Interface Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCQEI_R0</name>
          </field>
        </fields>
        <name>RCGCQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x658</addressOffset>
        <description>EEPROM Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCEEPROM_R0</name>
          </field>
        </fields>
        <name>RCGCEEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x674</addressOffset>
        <description>CRC and Cryptographic Modules Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCCCM_R0</name>
          </field>
        </fields>
        <name>RCGCCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x690</addressOffset>
        <description>LCD Controller Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCLCD_R0</name>
          </field>
        </fields>
        <name>RCGCLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x698</addressOffset>
        <description>1-Wire Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCOWIRE_R0</name>
          </field>
        </fields>
        <name>RCGCOWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x69C</addressOffset>
        <description>Ethernet MAC Run Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet MAC Module 0 Run Mode Clock Gating Control</description>
            <name>SYSCTL_RCGCEMAC_R0</name>
          </field>
        </fields>
        <name>RCGCEMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x700</addressOffset>
        <description>Watchdog Timer Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCWD_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCWD_S1</name>
          </field>
        </fields>
        <name>SCGCWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x704</addressOffset>
        <description>16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCTIMER_S7</name>
          </field>
        </fields>
        <name>SCGCTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x708</addressOffset>
        <description>General-Purpose Input/Output Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCGPIO_S17</name>
          </field>
        </fields>
        <name>SCGCGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70C</addressOffset>
        <description>Micro Direct Memory Access Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCDMA_S0</name>
          </field>
        </fields>
        <name>SCGCDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x710</addressOffset>
        <description>EPI Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCEPI_S0</name>
          </field>
        </fields>
        <name>SCGCEPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x714</addressOffset>
        <description>Hibernation Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCHIB_S0</name>
          </field>
        </fields>
        <name>SCGCHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x718</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUART_S7</name>
          </field>
        </fields>
        <name>SCGCUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x71C</addressOffset>
        <description>Synchronous Serial Interface Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCSSI_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCSSI_S1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCSSI_S2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCSSI_S3</name>
          </field>
        </fields>
        <name>SCGCSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x720</addressOffset>
        <description>Inter-Integrated Circuit Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCI2C_S9</name>
          </field>
        </fields>
        <name>SCGCI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x728</addressOffset>
        <description>Universal Serial Bus Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCUSB_S0</name>
          </field>
        </fields>
        <name>SCGCUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x730</addressOffset>
        <description>Ethernet PHY Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCEPHY_S0</name>
          </field>
        </fields>
        <name>SCGCEPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x734</addressOffset>
        <description>Controller Area Network Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCCAN_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCCAN_S1</name>
          </field>
        </fields>
        <name>SCGCCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x738</addressOffset>
        <description>Analog-to-Digital Converter Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCADC_S0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCADC_S1</name>
          </field>
        </fields>
        <name>SCGCADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x73C</addressOffset>
        <description>Analog Comparator Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCACMP_S0</name>
          </field>
        </fields>
        <name>SCGCACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x740</addressOffset>
        <description>Pulse Width Modulator Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCPWM_S0</name>
          </field>
        </fields>
        <name>SCGCPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x744</addressOffset>
        <description>Quadrature Encoder Interface Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCQEI_S0</name>
          </field>
        </fields>
        <name>SCGCQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x758</addressOffset>
        <description>EEPROM Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCEEPROM_S0</name>
          </field>
        </fields>
        <name>SCGCEEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x774</addressOffset>
        <description>CRC and Cryptographic Modules Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCCCM_S0</name>
          </field>
        </fields>
        <name>SCGCCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x790</addressOffset>
        <description>LCD Controller Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCLCD_S0</name>
          </field>
        </fields>
        <name>SCGCLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x798</addressOffset>
        <description>1-Wire Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCOWIRE_S0</name>
          </field>
        </fields>
        <name>SCGCOWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x79C</addressOffset>
        <description>Ethernet MAC Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet MAC Module 0 Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_SCGCEMAC_S0</name>
          </field>
        </fields>
        <name>SCGCEMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x800</addressOffset>
        <description>Watchdog Timer Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCWD_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCWD_D1</name>
          </field>
        </fields>
        <name>DCGCWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x804</addressOffset>
        <description>16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCTIMER_D7</name>
          </field>
        </fields>
        <name>DCGCTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x808</addressOffset>
        <description>General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCGPIO_D17</name>
          </field>
        </fields>
        <name>DCGCGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80C</addressOffset>
        <description>Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCDMA_D0</name>
          </field>
        </fields>
        <name>DCGCDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x810</addressOffset>
        <description>EPI Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCEPI_D0</name>
          </field>
        </fields>
        <name>DCGCEPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x814</addressOffset>
        <description>Hibernation Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCHIB_D0</name>
          </field>
        </fields>
        <name>DCGCHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x818</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUART_D7</name>
          </field>
        </fields>
        <name>DCGCUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x81C</addressOffset>
        <description>Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCSSI_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCSSI_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCSSI_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCSSI_D3</name>
          </field>
        </fields>
        <name>DCGCSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x820</addressOffset>
        <description>Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCI2C_D9</name>
          </field>
        </fields>
        <name>DCGCI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x828</addressOffset>
        <description>Universal Serial Bus Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCUSB_D0</name>
          </field>
        </fields>
        <name>DCGCUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x830</addressOffset>
        <description>Ethernet PHY Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCEPHY_D0</name>
          </field>
        </fields>
        <name>DCGCEPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x834</addressOffset>
        <description>Controller Area Network Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCCAN_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCCAN_D1</name>
          </field>
        </fields>
        <name>DCGCCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x838</addressOffset>
        <description>Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCADC_D0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCADC_D1</name>
          </field>
        </fields>
        <name>DCGCADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x83C</addressOffset>
        <description>Analog Comparator Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCACMP_D0</name>
          </field>
        </fields>
        <name>DCGCACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x840</addressOffset>
        <description>Pulse Width Modulator Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCPWM_D0</name>
          </field>
        </fields>
        <name>DCGCPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x844</addressOffset>
        <description>Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCQEI_D0</name>
          </field>
        </fields>
        <name>DCGCQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x858</addressOffset>
        <description>EEPROM Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCEEPROM_D0</name>
          </field>
        </fields>
        <name>DCGCEEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x874</addressOffset>
        <description>CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCCCM_D0</name>
          </field>
        </fields>
        <name>DCGCCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x890</addressOffset>
        <description>LCD Controller Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCLCD_D0</name>
          </field>
        </fields>
        <name>DCGCLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x898</addressOffset>
        <description>1-Wire Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCOWIRE_D0</name>
          </field>
        </fields>
        <name>DCGCOWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x89C</addressOffset>
        <description>Ethernet MAC Deep-Sleep Mode Clock Gating Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet MAC Module 0 Deep-Sleep Mode Clock Gating Control</description>
            <name>SYSCTL_DCGCEMAC_D0</name>
          </field>
        </fields>
        <name>DCGCEMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x900</addressOffset>
        <description>Watchdog Timer Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Power Control</description>
            <name>SYSCTL_PCWD_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Power Control</description>
            <name>SYSCTL_PCWD_P1</name>
          </field>
        </fields>
        <name>PCWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x904</addressOffset>
        <description>16/32-Bit General-Purpose Timer Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 0 Power Control</description>
            <name>SYSCTL_PCTIMER_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 1 Power Control</description>
            <name>SYSCTL_PCTIMER_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 2 Power Control</description>
            <name>SYSCTL_PCTIMER_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 3 Power Control</description>
            <name>SYSCTL_PCTIMER_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 4 Power Control</description>
            <name>SYSCTL_PCTIMER_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 5 Power Control</description>
            <name>SYSCTL_PCTIMER_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 6 Power Control</description>
            <name>SYSCTL_PCTIMER_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General-Purpose Timer 7 Power Control</description>
            <name>SYSCTL_PCTIMER_P7</name>
          </field>
        </fields>
        <name>PCTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x908</addressOffset>
        <description>General-Purpose Input/Output Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Power Control</description>
            <name>SYSCTL_PCGPIO_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Power Control</description>
            <name>SYSCTL_PCGPIO_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Power Control</description>
            <name>SYSCTL_PCGPIO_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Power Control</description>
            <name>SYSCTL_PCGPIO_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Power Control</description>
            <name>SYSCTL_PCGPIO_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Power Control</description>
            <name>SYSCTL_PCGPIO_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Power Control</description>
            <name>SYSCTL_PCGPIO_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Power Control</description>
            <name>SYSCTL_PCGPIO_P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Power Control</description>
            <name>SYSCTL_PCGPIO_P8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Power Control</description>
            <name>SYSCTL_PCGPIO_P9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Power Control</description>
            <name>SYSCTL_PCGPIO_P10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Power Control</description>
            <name>SYSCTL_PCGPIO_P11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Power Control</description>
            <name>SYSCTL_PCGPIO_P12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Power Control</description>
            <name>SYSCTL_PCGPIO_P13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Power Control</description>
            <name>SYSCTL_PCGPIO_P14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Power Control</description>
            <name>SYSCTL_PCGPIO_P15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Power Control</description>
            <name>SYSCTL_PCGPIO_P16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Power Control</description>
            <name>SYSCTL_PCGPIO_P17</name>
          </field>
        </fields>
        <name>PCGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90C</addressOffset>
        <description>Micro Direct Memory Access Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Power Control</description>
            <name>SYSCTL_PCDMA_P0</name>
          </field>
        </fields>
        <name>PCDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x910</addressOffset>
        <description>External Peripheral Interface Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Power Control</description>
            <name>SYSCTL_PCEPI_P0</name>
          </field>
        </fields>
        <name>PCEPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x914</addressOffset>
        <description>Hibernation Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Power Control</description>
            <name>SYSCTL_PCHIB_P0</name>
          </field>
        </fields>
        <name>PCHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x918</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Power Control</description>
            <name>SYSCTL_PCUART_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Power Control</description>
            <name>SYSCTL_PCUART_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Power Control</description>
            <name>SYSCTL_PCUART_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Power Control</description>
            <name>SYSCTL_PCUART_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Power Control</description>
            <name>SYSCTL_PCUART_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Power Control</description>
            <name>SYSCTL_PCUART_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Power Control</description>
            <name>SYSCTL_PCUART_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Power Control</description>
            <name>SYSCTL_PCUART_P7</name>
          </field>
        </fields>
        <name>PCUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x91C</addressOffset>
        <description>Synchronous Serial Interface Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Power Control</description>
            <name>SYSCTL_PCSSI_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Power Control</description>
            <name>SYSCTL_PCSSI_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Power Control</description>
            <name>SYSCTL_PCSSI_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Power Control</description>
            <name>SYSCTL_PCSSI_P3</name>
          </field>
        </fields>
        <name>PCSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x920</addressOffset>
        <description>Inter-Integrated Circuit Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Power Control</description>
            <name>SYSCTL_PCI2C_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Power Control</description>
            <name>SYSCTL_PCI2C_P1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Power Control</description>
            <name>SYSCTL_PCI2C_P2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Power Control</description>
            <name>SYSCTL_PCI2C_P3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Power Control</description>
            <name>SYSCTL_PCI2C_P4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Power Control</description>
            <name>SYSCTL_PCI2C_P5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Power Control</description>
            <name>SYSCTL_PCI2C_P6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Power Control</description>
            <name>SYSCTL_PCI2C_P7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Power Control</description>
            <name>SYSCTL_PCI2C_P8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Power Control</description>
            <name>SYSCTL_PCI2C_P9</name>
          </field>
        </fields>
        <name>PCI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x928</addressOffset>
        <description>Universal Serial Bus Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Power Control</description>
            <name>SYSCTL_PCUSB_P0</name>
          </field>
        </fields>
        <name>PCUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x930</addressOffset>
        <description>Ethernet PHY Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Module Power Control</description>
            <name>SYSCTL_PCEPHY_P0</name>
          </field>
        </fields>
        <name>PCEPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x934</addressOffset>
        <description>Controller Area Network Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Power Control</description>
            <name>SYSCTL_PCCAN_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Power Control</description>
            <name>SYSCTL_PCCAN_P1</name>
          </field>
        </fields>
        <name>PCCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x938</addressOffset>
        <description>Analog-to-Digital Converter Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Power Control</description>
            <name>SYSCTL_PCADC_P0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Power Control</description>
            <name>SYSCTL_PCADC_P1</name>
          </field>
        </fields>
        <name>PCADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x93C</addressOffset>
        <description>Analog Comparator Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Power Control</description>
            <name>SYSCTL_PCACMP_P0</name>
          </field>
        </fields>
        <name>PCACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x940</addressOffset>
        <description>Pulse Width Modulator Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Power Control</description>
            <name>SYSCTL_PCPWM_P0</name>
          </field>
        </fields>
        <name>PCPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x944</addressOffset>
        <description>Quadrature Encoder Interface Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Power Control</description>
            <name>SYSCTL_PCQEI_P0</name>
          </field>
        </fields>
        <name>PCQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x958</addressOffset>
        <description>EEPROM Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module 0 Power Control</description>
            <name>SYSCTL_PCEEPROM_P0</name>
          </field>
        </fields>
        <name>PCEEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x974</addressOffset>
        <description>CRC and Cryptographic Modules Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Power Control</description>
            <name>SYSCTL_PCCCM_P0</name>
          </field>
        </fields>
        <name>PCCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x990</addressOffset>
        <description>LCD Controller Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Module 0 Power Control</description>
            <name>SYSCTL_PCLCD_P0</name>
          </field>
        </fields>
        <name>PCLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x998</addressOffset>
        <description>1-Wire Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module 0 Power Control</description>
            <name>SYSCTL_PCOWIRE_P0</name>
          </field>
        </fields>
        <name>PCOWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x99C</addressOffset>
        <description>Ethernet MAC Power Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet MAC Module 0 Power Control</description>
            <name>SYSCTL_PCEMAC_P0</name>
          </field>
        </fields>
        <name>PCEMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA00</addressOffset>
        <description>Watchdog Timer Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 0 Peripheral Ready</description>
            <name>SYSCTL_PRWD_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog Timer 1 Peripheral Ready</description>
            <name>SYSCTL_PRWD_R1</name>
          </field>
        </fields>
        <name>PRWD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA04</addressOffset>
        <description>16/32-Bit General-Purpose Timer Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 0 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 1 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 2 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 3 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 4 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 5 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 6 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>16/32-Bit General-Purpose Timer 7 Peripheral Ready</description>
            <name>SYSCTL_PRTIMER_R7</name>
          </field>
        </fields>
        <name>PRTIMER</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA08</addressOffset>
        <description>General-Purpose Input/Output Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port A Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port B Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port C Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port D Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port E Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port F Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port G Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port H Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port J Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port K Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port L Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R10</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port M Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R11</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port N Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R12</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port P Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R13</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port Q Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R14</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port R Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R15</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port S Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R16</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GPIO Port T Peripheral Ready</description>
            <name>SYSCTL_PRGPIO_R17</name>
          </field>
        </fields>
        <name>PRGPIO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0C</addressOffset>
        <description>Micro Direct Memory Access Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Module Peripheral Ready</description>
            <name>SYSCTL_PRDMA_R0</name>
          </field>
        </fields>
        <name>PRDMA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA10</addressOffset>
        <description>EPI Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EPI Module Peripheral Ready</description>
            <name>SYSCTL_PREPI_R0</name>
          </field>
        </fields>
        <name>PREPI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA14</addressOffset>
        <description>Hibernation Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hibernation Module Peripheral Ready</description>
            <name>SYSCTL_PRHIB_R0</name>
          </field>
        </fields>
        <name>PRHIB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA18</addressOffset>
        <description>Universal Asynchronous Receiver/Transmitter Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 1 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 2 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 3 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 4 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 5 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 6 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Module 7 Peripheral Ready</description>
            <name>SYSCTL_PRUART_R7</name>
          </field>
        </fields>
        <name>PRUART</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA1C</addressOffset>
        <description>Synchronous Serial Interface Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRSSI_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 1 Peripheral Ready</description>
            <name>SYSCTL_PRSSI_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 2 Peripheral Ready</description>
            <name>SYSCTL_PRSSI_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SSI Module 3 Peripheral Ready</description>
            <name>SYSCTL_PRSSI_R3</name>
          </field>
        </fields>
        <name>PRSSI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA20</addressOffset>
        <description>Inter-Integrated Circuit Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 1 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 2 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R2</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 3 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R3</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 4 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R4</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 5 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R5</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 6 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R6</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 7 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R7</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 8 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Module 9 Peripheral Ready</description>
            <name>SYSCTL_PRI2C_R9</name>
          </field>
        </fields>
        <name>PRI2C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA28</addressOffset>
        <description>Universal Serial Bus Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>USB Module Peripheral Ready</description>
            <name>SYSCTL_PRUSB_R0</name>
          </field>
        </fields>
        <name>PRUSB</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA30</addressOffset>
        <description>Ethernet PHY Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet PHY Module Peripheral Ready</description>
            <name>SYSCTL_PREPHY_R0</name>
          </field>
        </fields>
        <name>PREPHY</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA34</addressOffset>
        <description>Controller Area Network Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRCAN_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CAN Module 1 Peripheral Ready</description>
            <name>SYSCTL_PRCAN_R1</name>
          </field>
        </fields>
        <name>PRCAN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA38</addressOffset>
        <description>Analog-to-Digital Converter Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRADC_R0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Module 1 Peripheral Ready</description>
            <name>SYSCTL_PRADC_R1</name>
          </field>
        </fields>
        <name>PRADC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA3C</addressOffset>
        <description>Analog Comparator Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRACMP_R0</name>
          </field>
        </fields>
        <name>PRACMP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA40</addressOffset>
        <description>Pulse Width Modulator Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRPWM_R0</name>
          </field>
        </fields>
        <name>PRPWM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA44</addressOffset>
        <description>Quadrature Encoder Interface Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QEI Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRQEI_R0</name>
          </field>
        </fields>
        <name>PRQEI</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA58</addressOffset>
        <description>EEPROM Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EEPROM Module Peripheral Ready</description>
            <name>SYSCTL_PREEPROM_R0</name>
          </field>
        </fields>
        <name>PREEPROM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA74</addressOffset>
        <description>CRC and Cryptographic Modules Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC and Cryptographic Modules Peripheral Ready</description>
            <name>SYSCTL_PRCCM_R0</name>
          </field>
        </fields>
        <name>PRCCM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA90</addressOffset>
        <description>LCD Controller Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Module 0 Peripheral Ready</description>
            <name>SYSCTL_PRLCD_R0</name>
          </field>
        </fields>
        <name>PRLCD</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA98</addressOffset>
        <description>1-Wire Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-Wire Module 0 Peripheral Ready</description>
            <name>SYSCTL_PROWIRE_R0</name>
          </field>
        </fields>
        <name>PROWIRE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA9C</addressOffset>
        <description>Ethernet MAC Peripheral Ready</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ethernet MAC Module 0 Peripheral Ready</description>
            <name>SYSCTL_PREMAC_R0</name>
          </field>
        </fields>
        <name>PREMAC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF20</addressOffset>
        <description>Unique ID 0</description>
        <fields></fields>
        <name>UNIQUEID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF24</addressOffset>
        <description>Unique ID 1</description>
        <fields></fields>
        <name>UNIQUEID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF28</addressOffset>
        <description>Unique ID 2</description>
        <fields></fields>
        <name>UNIQUEID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF2C</addressOffset>
        <description>Unique ID 3</description>
        <fields></fields>
        <name>UNIQUEID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF000</baseAddress>
    <description>Register map for UDMA peripheral</description>
    <groupName>UDM</groupName>
    <interrupts>
      <interrupt>
        <name>UDMA</name>
        <value>0x2C</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>UDMAERR</name>
        <value>0x2D</value>
      </interrupt>
    </interrupts>
    <name>UDMA</name>
    <prependToName>UDMA</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DMA Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Enable Status</description>
            <name>UDMA_STAT_MASTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Control State Machine Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle</description>
                <name>UDMA_STAT_STATE_IDLE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading channel controller data</description>
                <name>UDMA_STAT_STATE_RD_CTRL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading source end pointer</description>
                <name>UDMA_STAT_STATE_RD_SRCENDP</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading destination end pointer</description>
                <name>UDMA_STAT_STATE_RD_DSTENDP</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reading source data</description>
                <name>UDMA_STAT_STATE_RD_SRCDAT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing destination data</description>
                <name>UDMA_STAT_STATE_WR_DSTDAT</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Waiting for uDMA request to clear</description>
                <name>UDMA_STAT_STATE_WAIT</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing channel controller data</description>
                <name>UDMA_STAT_STATE_WR_CTRL</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stalled</description>
                <name>UDMA_STAT_STATE_STALL</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Done</description>
                <name>UDMA_STAT_STATE_DONE</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Undefined</description>
                <name>UDMA_STAT_STATE_UNDEF</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UDMA_STAT_STATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Available uDMA Channels Minus 1</description>
            <name>UDMA_STAT_DMACHANS</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>DMA Configuration</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Controller Master Enable</description>
            <name>UDMA_CFG_MASTEN</name>
          </field>
        </fields>
        <name>CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>DMA Channel Control Base Pointer</description>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x16</bitWidth>
            <description>Channel Control Base Address</description>
            <name>UDMA_CTLBASE_ADDR</name>
          </field>
        </fields>
        <name>CTLBASE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DMA Alternate Channel Control Base Pointer</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Alternate Channel Address Pointer</description>
            <name>UDMA_ALTBASE_ADDR</name>
          </field>
        </fields>
        <name>ALTBASE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>DMA Channel Wait-on-Request Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Wait Status</description>
            <name>UDMA_WAITSTAT_WAITREQ</name>
          </field>
        </fields>
        <name>WAITSTAT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x14</addressOffset>
        <description>DMA Channel Software Request</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Software Request</description>
            <name>UDMA_SWREQ</name>
          </field>
        </fields>
        <name>SWREQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>DMA Channel Useburst Set</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Useburst Set</description>
            <name>UDMA_USEBURSTSET_SET</name>
          </field>
        </fields>
        <name>USEBURSTSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>DMA Channel Useburst Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Useburst Clear</description>
            <name>UDMA_USEBURSTCLR_CLR</name>
          </field>
        </fields>
        <name>USEBURSTCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DMA Channel Request Mask Set</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Request Mask Set</description>
            <name>UDMA_REQMASKSET_SET</name>
          </field>
        </fields>
        <name>REQMASKSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x24</addressOffset>
        <description>DMA Channel Request Mask Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Request Mask Clear</description>
            <name>UDMA_REQMASKCLR_CLR</name>
          </field>
        </fields>
        <name>REQMASKCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>DMA Channel Enable Set</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Enable Set</description>
            <name>UDMA_ENASET_SET</name>
          </field>
        </fields>
        <name>ENASET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x2C</addressOffset>
        <description>DMA Channel Enable Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Clear Channel [n] Enable Clear</description>
            <name>UDMA_ENACLR_CLR</name>
          </field>
        </fields>
        <name>ENACLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DMA Channel Primary Alternate Set</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Alternate Set</description>
            <name>UDMA_ALTSET_SET</name>
          </field>
        </fields>
        <name>ALTSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x34</addressOffset>
        <description>DMA Channel Primary Alternate Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Alternate Clear</description>
            <name>UDMA_ALTCLR_CLR</name>
          </field>
        </fields>
        <name>ALTCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>DMA Channel Priority Set</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Priority Set</description>
            <name>UDMA_PRIOSET_SET</name>
          </field>
        </fields>
        <name>PRIOSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>DMA Channel Priority Clear</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Channel [n] Priority Clear</description>
            <name>UDMA_PRIOCLR_CLR</name>
          </field>
        </fields>
        <name>PRIOCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>DMA Bus Error Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Bus Error Status</description>
            <name>UDMA_ERRCLR_ERRCLR</name>
          </field>
        </fields>
        <name>ERRCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x510</addressOffset>
        <description>DMA Channel Map Select 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 0 Source Select</description>
            <name>UDMA_CHMAP0_CH0SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 1 Source Select</description>
            <name>UDMA_CHMAP0_CH1SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 2 Source Select</description>
            <name>UDMA_CHMAP0_CH2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 3 Source Select</description>
            <name>UDMA_CHMAP0_CH3SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 4 Source Select</description>
            <name>UDMA_CHMAP0_CH4SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 5 Source Select</description>
            <name>UDMA_CHMAP0_CH5SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 6 Source Select</description>
            <name>UDMA_CHMAP0_CH6SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 7 Source Select</description>
            <name>UDMA_CHMAP0_CH7SEL</name>
          </field>
        </fields>
        <name>CHMAP0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x514</addressOffset>
        <description>DMA Channel Map Select 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 8 Source Select</description>
            <name>UDMA_CHMAP1_CH8SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 9 Source Select</description>
            <name>UDMA_CHMAP1_CH9SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 10 Source Select</description>
            <name>UDMA_CHMAP1_CH10SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 11 Source Select</description>
            <name>UDMA_CHMAP1_CH11SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 12 Source Select</description>
            <name>UDMA_CHMAP1_CH12SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 13 Source Select</description>
            <name>UDMA_CHMAP1_CH13SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 14 Source Select</description>
            <name>UDMA_CHMAP1_CH14SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 15 Source Select</description>
            <name>UDMA_CHMAP1_CH15SEL</name>
          </field>
        </fields>
        <name>CHMAP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x518</addressOffset>
        <description>DMA Channel Map Select 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 16 Source Select</description>
            <name>UDMA_CHMAP2_CH16SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 17 Source Select</description>
            <name>UDMA_CHMAP2_CH17SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 18 Source Select</description>
            <name>UDMA_CHMAP2_CH18SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 19 Source Select</description>
            <name>UDMA_CHMAP2_CH19SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 20 Source Select</description>
            <name>UDMA_CHMAP2_CH20SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 21 Source Select</description>
            <name>UDMA_CHMAP2_CH21SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 22 Source Select</description>
            <name>UDMA_CHMAP2_CH22SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 23 Source Select</description>
            <name>UDMA_CHMAP2_CH23SEL</name>
          </field>
        </fields>
        <name>CHMAP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x51C</addressOffset>
        <description>DMA Channel Map Select 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 24 Source Select</description>
            <name>UDMA_CHMAP3_CH24SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 25 Source Select</description>
            <name>UDMA_CHMAP3_CH25SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 26 Source Select</description>
            <name>UDMA_CHMAP3_CH26SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 27 Source Select</description>
            <name>UDMA_CHMAP3_CH27SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 28 Source Select</description>
            <name>UDMA_CHMAP3_CH28SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 29 Source Select</description>
            <name>UDMA_CHMAP3_CH29SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 30 Source Select</description>
            <name>UDMA_CHMAP3_CH30SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>uDMA Channel 31 Source Select</description>
            <name>UDMA_CHMAP3_CH31SEL</name>
          </field>
        </fields>
        <name>CHMAP3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44030204</baseAddress>
    <description>Register map for CCM0 peripheral</description>
    <groupName>CCM</groupName>
    <interrupts></interrupts>
    <name>CCM0</name>
    <prependToName>CCM0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Cryptographic Modules Clock Gating Request</description>
        <fields></fields>
        <name>CCMCGREQ</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44030400</baseAddress>
    <description>Register map for CRC peripheral</description>
    <groupName>CRC</groupName>
    <interrupts></interrupts>
    <name>CRC</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CRC Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Operation Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Polynomial 0x8005</description>
                <name>CRC_CTRL_TYPE_P8055</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Polynomial 0x1021</description>
                <name>CRC_CTRL_TYPE_P1021</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Polynomial 0x4C11DB7</description>
                <name>CRC_CTRL_TYPE_P4C11DB7</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Polynomial 0x1EDC6F41</description>
                <name>CRC_CTRL_TYPE_P1EDC6F41</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCP checksum</description>
                <name>CRC_CTRL_TYPE_TCPCHKSUM</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC_CTRL_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Endian Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configuration unchanged. (B3, B2, B1, B0)</description>
                <name>CRC_CTRL_ENDIAN_SBHW</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bytes are swapped in half-words but half-words are not swapped (B2, B3, B0, B1)</description>
                <name>CRC_CTRL_ENDIAN_SHW</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Half-words are swapped but bytes are not swapped in half-word. (B1, B0, B3, B2)</description>
                <name>CRC_CTRL_ENDIAN_SHWNB</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bytes are swapped in half-words and half-words are swapped. (B0, B1, B2, B3)</description>
                <name>CRC_CTRL_ENDIAN_SBSW</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC_CTRL_ENDIAN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bit reverse enable</description>
            <name>CRC_CTRL_BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Reverse Enable</description>
            <name>CRC_CTRL_OBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Result Inverse Enable</description>
            <name>CRC_CTRL_RESINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Data Size</description>
            <name>CRC_CTRL_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CRC Initialization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the CRCSEED register context as the starting value</description>
                <name>CRC_CTRL_INIT_SEED</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Initialize to all '0s'</description>
                <name>CRC_CTRL_INIT_0</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Initialize to all '1s'</description>
                <name>CRC_CTRL_INIT_1</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC_CTRL_INIT</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>CRC SEED/Context</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SEED/Context Value</description>
            <name>CRC_SEED_SEED</name>
          </field>
        </fields>
        <name>CRCSEED</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>CRC Data Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data Input</description>
            <name>CRC_DIN_DATAIN</name>
          </field>
        </fields>
        <name>CRCDIN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>CRC Post Processing Result</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Post Processing Result</description>
            <name>CRC_RSLTPP_RSLTPP</name>
          </field>
        </fields>
        <name>CRCRSLTPP</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44034000</baseAddress>
    <description>Register map for SHAMD5 peripheral</description>
    <groupName>SHAMD5</groupName>
    <interrupts></interrupts>
    <name>SHAMD5</name>
    <prependToName>SHAMD5</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SHA Outer Digest A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_A_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_A</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SHA Outer Digest B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_B_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_B</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SHA Outer Digest C</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_C_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SHA Outer Digest D</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_D_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_D</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>SHA Outer Digest E</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_E_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_E</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>SHA Outer Digest F</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_F_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_F</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>SHA Outer Digest G</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_G_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_G</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>SHA Outer Digest H</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_ODIGEST_H_DATA</name>
          </field>
        </fields>
        <name>ODIGEST_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>SHA Inner Digest A</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_A_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_A</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>SHA Inner Digest B</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_B_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_B</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>SHA Inner Digest C</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_C_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_C</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>SHA Inner Digest D</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_D_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_D</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>SHA Inner Digest E</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_E_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_E</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>SHA Inner Digest F</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_F_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_F</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>SHA Inner Digest G</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_G_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_G</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>SHA Inner Digest H</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_IDIGEST_H_DATA</name>
          </field>
        </fields>
        <name>IDIGEST_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>SHA Digest Count</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest Count</description>
            <name>SHAMD5_DIGEST_COUNT</name>
          </field>
        </fields>
        <name>DIGEST_COUNT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>SHA Mode</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Hash Algorithm</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MD5</description>
                <name>SHAMD5_MODE_ALGO_MD5</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHA-1</description>
                <name>SHAMD5_MODE_ALGO_SHA1</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHA-224</description>
                <name>SHAMD5_MODE_ALGO_SHA224</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHA-256</description>
                <name>SHAMD5_MODE_ALGO_SHA256</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHAMD5_MODE_ALGO</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The initial digest register will be overwritten with the algorithm constants for the selected algorithm when hashing and the initial digest count register will be reset to 0</description>
            <name>SHAMD5_MODE_ALGO_CONSTANT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Performs the padding, the Hash/HMAC will be 'closed' at the end of the block, as per MD5/SHA-1/SHA-2 specification</description>
            <name>SHAMD5_MODE_CLOSE_HASH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HMAC Key Processing Enable</description>
            <name>SHAMD5_MODE_HMAC_KEY_PROC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HMAC Outer Hash Processing Enable</description>
            <name>SHAMD5_MODE_HMAC_OUTER_HASH</name>
          </field>
        </fields>
        <name>MODE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>SHA Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Block Length/Remaining Byte Count</description>
            <name>SHAMD5_LENGTH</name>
          </field>
        </fields>
        <name>LENGTH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>SHA Data 0 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_0_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_0_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>SHA Data 1 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_1_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_1_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>SHA Data 2 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_2_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_2_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>SHA Data 3 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_3_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_3_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>SHA Data 4 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_4_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_4_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>SHA Data 5 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_5_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_5_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>SHA Data 6 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_6_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_6_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>SHA Data 7 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_7_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_7_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>SHA Data 8 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_8_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_8_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>SHA Data 9 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_9_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_9_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>SHA Data 10 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_10_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_10_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>SHA Data 11 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_11_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_11_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>SHA Data 12 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_12_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_12_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>SHA Data 13 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_13_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_13_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>SHA Data 14 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_14_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_14_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>SHA Data 15 Input</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digest/Key Data</description>
            <name>SHAMD5_DATA_15_IN_DATA</name>
          </field>
        </fields>
        <name>DATA_15_IN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>SHA Revision</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Revision Number</description>
            <name>SHAMD5_REVISION</name>
          </field>
        </fields>
        <name>REVISION</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>SHA System Configuration</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Soft reset</description>
            <name>SHAMD5_SYSCONFIG_SOFTRESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <name>SHAMD5_SYSCONFIG_IT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>uDMA Request Enable</description>
            <name>SHAMD5_SYSCONFIG_DMA_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sidle mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force-idle mode</description>
                <name>SHAMD5_SYSCONFIG_SIDLE_FORCE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHAMD5_SYSCONFIG_SIDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Advanced Mode Enable</description>
            <name>SHAMD5_SYSCONFIG_SADVANCED</name>
          </field>
        </fields>
        <name>SYSCONFIG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>SHA System Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset done status</description>
            <name>SHAMD5_SYSSTATUS_RESETDONE</name>
          </field>
        </fields>
        <name>SYSSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>SHA Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Ready Status</description>
            <name>SHAMD5_IRQSTATUS_OUTPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Status</description>
            <name>SHAMD5_IRQSTATUS_INPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Ready Status</description>
            <name>SHAMD5_IRQSTATUS_CONTEXT_READY</name>
          </field>
        </fields>
        <name>IRQSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>SHA Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask for output ready interrupt</description>
            <name>SHAMD5_IRQENABLE_OUTPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask for input ready interrupt</description>
            <name>SHAMD5_IRQENABLE_INPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask for context ready interrupt</description>
            <name>SHAMD5_IRQENABLE_CONTEXT_READY</name>
          </field>
        </fields>
        <name>IRQENABLE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44030010</baseAddress>
    <description>Register map for SHAMD5 DMA peripheral</description>
    <groupName>SHAMD5_DMA</groupName>
    <interrupts></interrupts>
    <name>SHAMD5_DMA</name>
    <prependToName>SHAMD5_DMA</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>SHAMD5 DMA Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Mask</description>
            <name>SHAMD5_DMAIM_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Mask</description>
            <name>SHAMD5_DMAIM_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Mask</description>
            <name>SHAMD5_DMAIM_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Mask</description>
            <name>SHAMD5_DMAIM_DOUT</name>
          </field>
        </fields>
        <name>SHAMD5_DMAIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>SHAMD5 DMA Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Raw Interrupt Status</description>
            <name>SHAMD5_DMARIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Raw Interrupt Status</description>
            <name>SHAMD5_DMARIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Raw Interrupt Status</description>
            <name>SHAMD5_DMARIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Raw Interrupt Status</description>
            <name>SHAMD5_DMARIS_DOUT</name>
          </field>
        </fields>
        <name>SHAMD5_DMARIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>SHAMD5 DMA Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Masked Interrupt Status</description>
            <name>SHAMD5_DMAMIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Masked Interrupt Status</description>
            <name>SHAMD5_DMAMIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Masked Interrupt Status</description>
            <name>SHAMD5_DMAMIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Masked Interrupt Status</description>
            <name>SHAMD5_DMAMIS_DOUT</name>
          </field>
        </fields>
        <name>SHAMD5_DMAMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>SHAMD5 DMA Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Clear</description>
            <name>SHAMD5_DMAIC_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Clear</description>
            <name>SHAMD5_DMAIC_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Clear</description>
            <name>SHAMD5_DMAIC_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Clear</description>
            <name>SHAMD5_DMAIC_DOUT</name>
          </field>
        </fields>
        <name>SHAMD5_DMAIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44036000</baseAddress>
    <description>Register map for AES peripheral</description>
    <groupName>AES</groupName>
    <interrupts></interrupts>
    <name>AES</name>
    <prependToName>AES</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>AES Key 2_6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_6_KEY</name>
          </field>
        </fields>
        <name>KEY2_6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>AES Key 2_7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_7_KEY</name>
          </field>
        </fields>
        <name>KEY2_7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>AES Key 2_4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_4_KEY</name>
          </field>
        </fields>
        <name>KEY2_4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>AES Key 2_5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_5_KEY</name>
          </field>
        </fields>
        <name>KEY2_5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>AES Key 2_2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_2_KEY</name>
          </field>
        </fields>
        <name>KEY2_2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>AES Key 2_3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_3_KEY</name>
          </field>
        </fields>
        <name>KEY2_3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>AES Key 2_0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_0_KEY</name>
          </field>
        </fields>
        <name>KEY2_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>AES Key 2_1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY2_1_KEY</name>
          </field>
        </fields>
        <name>KEY2_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>AES Key 1_6</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_6_KEY</name>
          </field>
        </fields>
        <name>KEY1_6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>AES Key 1_7</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_7_KEY</name>
          </field>
        </fields>
        <name>KEY1_7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>AES Key 1_4</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_4_KEY</name>
          </field>
        </fields>
        <name>KEY1_4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>AES Key 1_5</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_5_KEY</name>
          </field>
        </fields>
        <name>KEY1_5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>AES Key 1_2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_2_KEY</name>
          </field>
        </fields>
        <name>KEY1_2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>AES Key 1_3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_3_KEY</name>
          </field>
        </fields>
        <name>KEY1_3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>AES Key 1_0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_0_KEY</name>
          </field>
        </fields>
        <name>KEY1_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>AES Key 1_1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>AES_KEY1_1_KEY</name>
          </field>
        </fields>
        <name>KEY1_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>AES Initialization Vector Input 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization Vector Input</description>
            <name>AES_IV_IN_0_DATA</name>
          </field>
        </fields>
        <name>IV_IN_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>AES Initialization Vector Input 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization Vector Input</description>
            <name>AES_IV_IN_1_DATA</name>
          </field>
        </fields>
        <name>IV_IN_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>AES Initialization Vector Input 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization Vector Input</description>
            <name>AES_IV_IN_2_DATA</name>
          </field>
        </fields>
        <name>IV_IN_2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>AES Initialization Vector Input 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization Vector Input</description>
            <name>AES_IV_IN_3_DATA</name>
          </field>
        </fields>
        <name>IV_IN_3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>AES Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Ready Status</description>
            <name>AES_CTRL_OUTPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Ready Status</description>
            <name>AES_CTRL_INPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Encryption/Decryption Selection</description>
            <name>AES_CTRL_DIRECTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Key Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key is 128 bits</description>
                <name>AES_CTRL_KEY_SIZE_128</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key is 192 bits</description>
                <name>AES_CTRL_KEY_SIZE_192</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key is 256 bits</description>
                <name>AES_CTRL_KEY_SIZE_256</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES_CTRL_KEY_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ECB/CBC Mode</description>
            <name>AES_CTRL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Mode</description>
            <name>AES_CTRL_CTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AES-CTR Mode Counter Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is 32 bits</description>
                <name>AES_CTRL_CTR_WIDTH_32</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is 64 bits</description>
                <name>AES_CTRL_CTR_WIDTH_64</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is 96 bits</description>
                <name>AES_CTRL_CTR_WIDTH_96</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is 128 bits</description>
                <name>AES_CTRL_CTR_WIDTH_128</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES_CTRL_CTR_WIDTH</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES Integer Counter Mode (ICM) Enable</description>
            <name>AES_CTRL_ICM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Full block AES cipher feedback mode (CFB128) Enable</description>
            <name>AES_CTRL_CFB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AES-XTS Operation Enabled</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation</description>
                <name>AES_CTRL_XTS_NOP</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Previous/intermediate tweak value and j loaded (value is loaded via IV, j is loaded via the AAD length register)</description>
                <name>AES_CTRL_XTS_TWEAKJL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key2, n and j are loaded (n is loaded via IV, j is loaded via the AAD length register)</description>
                <name>AES_CTRL_XTS_K2IJL</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key2 and n are loaded; j=0 (n is loaded via IV)</description>
                <name>AES_CTRL_XTS_K2ILJ0</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES_CTRL_XTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES f8 Mode Enable</description>
            <name>AES_CTRL_F8</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES f9 Mode Enable</description>
            <name>AES_CTRL_F9</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES-CBC MAC Enable</description>
            <name>AES_CTRL_CBCMAC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>AES-GCM Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation</description>
                <name>AES_CTRL_GCM_NOP</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>GHASH with H loaded and Y0-encrypted forced to zero</description>
                <name>AES_CTRL_GCM_HLY0ZERO</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>GHASH with H loaded and Y0-encrypted calculated internally</description>
                <name>AES_CTRL_GCM_HLY0CALC</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Autonomous GHASH (both H and Y0-encrypted calculated internally)</description>
                <name>AES_CTRL_GCM_HY0CALC</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES_CTRL_GCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES-CCM Mode Enable</description>
            <name>AES_CTRL_CCM</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>L Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>width = 2</description>
                <name>AES_CTRL_CCM_L_2</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>width = 4</description>
                <name>AES_CTRL_CCM_L_4</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>width = 8</description>
                <name>AES_CTRL_CCM_L_8</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES_CTRL_CCM_L</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Counter with CBC-MAC (CCM)</description>
            <name>AES_CTRL_CCM_M</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TAG or Result IV Save</description>
            <name>AES_CTRL_SAVE_CONTEXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES TAG/IV Block(s) Ready</description>
            <name>AES_CTRL_SVCTXTRDY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Data Registers Ready</description>
            <name>AES_CTRL_CTXTRDY</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>AES Crypto Data Length 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data Length</description>
            <name>AES_C_LENGTH_0_LENGTH</name>
          </field>
        </fields>
        <name>C_LENGTH_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>AES Crypto Data Length 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data Length</description>
            <name>AES_C_LENGTH_1_LENGTH</name>
          </field>
        </fields>
        <name>C_LENGTH_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>AES Authentication Data Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Authentication Data Length</description>
            <name>AES_AUTH_LENGTH_AUTH</name>
          </field>
        </fields>
        <name>AUTH_LENGTH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>AES Data RW Plaintext/Ciphertext 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Secure Data RW Plaintext/Ciphertext</description>
            <name>AES_DATA_IN_0_DATA</name>
          </field>
        </fields>
        <name>DATA_IN_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>AES Data RW Plaintext/Ciphertext 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Secure Data RW Plaintext/Ciphertext</description>
            <name>AES_DATA_IN_1_DATA</name>
          </field>
        </fields>
        <name>DATA_IN_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>AES Data RW Plaintext/Ciphertext 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Secure Data RW Plaintext/Ciphertext</description>
            <name>AES_DATA_IN_2_DATA</name>
          </field>
        </fields>
        <name>DATA_IN_2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>AES Data RW Plaintext/Ciphertext 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Secure Data RW Plaintext/Ciphertext</description>
            <name>AES_DATA_IN_3_DATA</name>
          </field>
        </fields>
        <name>DATA_IN_3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>AES Hash Tag Out 0</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Result</description>
            <name>AES_TAG_OUT_0_HASH</name>
          </field>
        </fields>
        <name>TAG_OUT_0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>AES Hash Tag Out 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Result</description>
            <name>AES_TAG_OUT_1_HASH</name>
          </field>
        </fields>
        <name>TAG_OUT_1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>AES Hash Tag Out 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Result</description>
            <name>AES_TAG_OUT_2_HASH</name>
          </field>
        </fields>
        <name>TAG_OUT_2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>AES Hash Tag Out 3</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hash Result</description>
            <name>AES_TAG_OUT_3_HASH</name>
          </field>
        </fields>
        <name>TAG_OUT_3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>AES IP Revision Identifier</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Revision number</description>
            <name>AES_REVISION</name>
          </field>
        </fields>
        <name>REVISION</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>AES System Configuration</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Soft reset</description>
            <name>AES_SYSCONFIG_SOFTRESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Data In Enable</description>
            <name>AES_SYSCONFIG_DMA_REQ_DATA_IN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Data Out Enable</description>
            <name>AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Context In Enable</description>
            <name>AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Context Out Enable</description>
            <name>AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Map Context Out on Data Out Enable</description>
            <name>AES_SYSCONFIG_MAP_CONTEXT_OUT_ON_DATA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Key Encoding</description>
            <name>AES_SYSCONFIG_KEYENC</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>K3 Select</description>
            <name>AES_SYSCONFIG_K3</name>
          </field>
        </fields>
        <name>SYSCONFIG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>AES System Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Done</description>
            <name>AES_SYSSTATUS_RESETDONE</name>
          </field>
        </fields>
        <name>SYSSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>AES Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In Interrupt Status</description>
            <name>AES_IRQSTATUS_CONTEXT_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In Interrupt Status</description>
            <name>AES_IRQSTATUS_DATA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out Interrupt Status</description>
            <name>AES_IRQSTATUS_DATA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Output Interrupt Status</description>
            <name>AES_IRQSTATUS_CONTEXT_OUT</name>
          </field>
        </fields>
        <name>IRQSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>AES Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In Interrupt Enable</description>
            <name>AES_IRQENABLE_CONTEXT_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In Interrupt Enable</description>
            <name>AES_IRQENABLE_DATA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out Interrupt Enable</description>
            <name>AES_IRQENABLE_DATA_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out Interrupt Enable</description>
            <name>AES_IRQENABLE_CONTEXT_OUT</name>
          </field>
        </fields>
        <name>IRQENABLE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>AES Dirty Bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES Access Bit</description>
            <name>AES_DIRTYBITS_S_ACCESS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AES Dirty Bit</description>
            <name>AES_DIRTYBITS_S_DIRTY</name>
          </field>
        </fields>
        <name>DIRTYBITS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44030020</baseAddress>
    <description>Register map for AES DMA peripheral</description>
    <groupName>AES_DMA</groupName>
    <interrupts></interrupts>
    <name>AES_DMA</name>
    <prependToName>AES_DMA</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>AES DMA Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Mask</description>
            <name>AES_DMAIM_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Mask</description>
            <name>AES_DMAIM_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Mask</description>
            <name>AES_DMAIM_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Mask</description>
            <name>AES_DMAIM_DOUT</name>
          </field>
        </fields>
        <name>AES_DMAIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>AES DMA Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Raw Interrupt Status</description>
            <name>AES_DMARIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Raw Interrupt Status</description>
            <name>AES_DMARIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Raw Interrupt Status</description>
            <name>AES_DMARIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Raw Interrupt Status</description>
            <name>AES_DMARIS_DOUT</name>
          </field>
        </fields>
        <name>AES_DMARIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>AES DMA Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Masked Interrupt Status</description>
            <name>AES_DMAMIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Masked Interrupt Status</description>
            <name>AES_DMAMIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Masked Interrupt Status</description>
            <name>AES_DMAMIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Masked Interrupt Status</description>
            <name>AES_DMAMIS_DOUT</name>
          </field>
        </fields>
        <name>AES_DMAMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>AES DMA Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Clear</description>
            <name>AES_DMAIC_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Clear</description>
            <name>AES_DMAIC_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Clear</description>
            <name>AES_DMAIC_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Clear</description>
            <name>AES_DMAIC_DOUT</name>
          </field>
        </fields>
        <name>AES_DMAIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44038000</baseAddress>
    <description>Register map for DES peripheral</description>
    <groupName>DES</groupName>
    <interrupts></interrupts>
    <name>DES</name>
    <prependToName>DES</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DES Key 3 LSW for 192-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY3_L_KEY</name>
          </field>
        </fields>
        <name>KEY3_L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DES Key 3 MSW for 192-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY3_H_KEY</name>
          </field>
        </fields>
        <name>KEY3_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>DES Key 2 LSW for 128-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY2_L_KEY</name>
          </field>
        </fields>
        <name>KEY2_L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DES Key 2 MSW for 128-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY2_H_KEY</name>
          </field>
        </fields>
        <name>KEY2_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>DES Key 1 LSW for 64-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY1_L_KEY</name>
          </field>
        </fields>
        <name>KEY1_L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>DES Key 1 MSW for 64-Bit Key</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Key Data</description>
            <name>DES_KEY1_H_KEY</name>
          </field>
        </fields>
        <name>KEY1_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>DES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization vector for CBC, CFB modes (LSW)</description>
            <name>DES_IV_L</name>
          </field>
        </fields>
        <name>IV_L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>DES Initialization Vector</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Initialization vector for CBC, CFB modes (MSW)</description>
            <name>DES_IV_H</name>
          </field>
        </fields>
        <name>IV_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DES Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>When 1, Data decrypted/encrypted ready</description>
            <name>DES_CTRL_OUTPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>When 1, ready to encrypt/decrypt data</description>
            <name>DES_CTRL_INPUT_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Select encryption/decryption 0x0: decryption is selected0x1: Encryption is selected</description>
            <name>DES_CTRL_DIRECTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Select DES or triple DES encryption/decryption</description>
            <name>DES_CTRL_TDES</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Select CBC, ECB or CFB mode0x0: ECB mode0x1: CBC mode0x2: CFB mode0x3: reserved</description>
            <name>DES_CTRL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If 1, this read-only status bit indicates that the context data registers can be overwritten and the host is permitted to write the next context</description>
            <name>DES_CTRL_CONTEXT</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DES Cryptographic Data Length</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Cryptographic data length in bytes for all modes</description>
            <name>DES_LENGTH</name>
          </field>
        </fields>
        <name>LENGTH</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>DES LSW Data RW</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data for encryption/decryption, LSW</description>
            <name>DES_DATA_L</name>
          </field>
        </fields>
        <name>DATA_L</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>DES MSW Data RW</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Data for encryption/decryption, MSW</description>
            <name>DES_DATA_H</name>
          </field>
        </fields>
        <name>DATA_H</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DES Revision Number</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Revision number</description>
            <name>DES_REVISION</name>
          </field>
        </fields>
        <name>REVISION</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>DES System Configuration</description>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Soft reset</description>
            <name>DES_SYSCONFIG_SOFTRESET</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sidle mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force-idle mode</description>
                <name>DES_SYSCONFIG_SIDLE_FORCE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DES_SYSCONFIG_SIDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Data In Enable</description>
            <name>DES_SYSCONFIG_DMA_REQ_DATA_IN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Data Out Enable</description>
            <name>DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Request Context In Enable</description>
            <name>DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN</name>
          </field>
        </fields>
        <name>SYSCONFIG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>DES System Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Done</description>
            <name>DES_SYSSTATUS_RESETDONE</name>
          </field>
        </fields>
        <name>SYSSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>DES Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit indicates context interrupt is active and triggers the interrupt output</description>
            <name>DES_IRQSTATUS_CONTEX_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit indicates data input interrupt is active and triggers the interrupt output</description>
            <name>DES_IRQSTATUS_DATA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit indicates data output interrupt is active and triggers the interrupt output</description>
            <name>DES_IRQSTATUS_DATA_OUT</name>
          </field>
        </fields>
        <name>IRQSTATUS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>DES Interrupt Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If this bit is set to 1 the context interrupt is enabled</description>
            <name>DES_IRQENABLE_M_CONTEX_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If this bit is set to 1 the data input interrupt is enabled</description>
            <name>DES_IRQENABLE_M_DATA_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If this bit is set to 1 the data output interrupt is enabled</description>
            <name>DES_IRQENABLE_M_DATA_OUT</name>
          </field>
        </fields>
        <name>IRQENABLE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>DES Dirty Bits</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit is set to 1 by the module if any of the DES_* registers is read</description>
            <name>DES_DIRTYBITS_S_ACCESS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit is set to 1 by the module if any of the DES_* registers is written</description>
            <name>DES_DIRTYBITS_S_DIRTY</name>
          </field>
        </fields>
        <name>DIRTYBITS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44030030</baseAddress>
    <description>Register map for DES DMA peripheral</description>
    <groupName>DES_DMA</groupName>
    <interrupts></interrupts>
    <name>DES_DMA</name>
    <prependToName>DES_DMA</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DES DMA Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Mask</description>
            <name>DES_DMAIM_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Mask</description>
            <name>DES_DMAIM_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Mask</description>
            <name>DES_DMAIM_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Mask</description>
            <name>DES_DMAIM_DOUT</name>
          </field>
        </fields>
        <name>DES_DMAIM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DES DMA Raw Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Raw Interrupt Status</description>
            <name>DES_DMARIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Raw Interrupt Status</description>
            <name>DES_DMARIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Raw Interrupt Status</description>
            <name>DES_DMARIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Raw Interrupt Status</description>
            <name>DES_DMARIS_DOUT</name>
          </field>
        </fields>
        <name>DES_DMARIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>DES DMA Masked Interrupt Status</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Masked Interrupt Status</description>
            <name>DES_DMAMIS_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Masked Interrupt Status</description>
            <name>DES_DMAMIS_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Masked Interrupt Status</description>
            <name>DES_DMAMIS_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Masked Interrupt Status</description>
            <name>DES_DMAMIS_DOUT</name>
          </field>
        </fields>
        <name>DES_DMAMIS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DES DMA Interrupt Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context In DMA Done Interrupt Clear</description>
            <name>DES_DMAIC_CIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Out DMA Done Interrupt Clear</description>
            <name>DES_DMAIC_COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data In DMA Done Interrupt Clear</description>
            <name>DES_DMAIC_DIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Out DMA Done Interrupt Clear</description>
            <name>DES_DMAIC_DOUT</name>
          </field>
        </fields>
        <name>DES_DMAIC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <access>read-write</access>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x44050000</baseAddress>
    <description>Register map for LCD0 peripheral</description>
    <groupName>LCD</groupName>
    <interrupts>
      <interrupt>
        <name>LCD0</name>
        <value>0x61</value>
      </interrupt>
    </interrupts>
    <name>LCD0</name>
    <prependToName>LCD0</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>LCD PID Register Format</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Minor Release Number</description>
            <name>LCD_PID_MINOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Major Release Number</description>
            <name>LCD_PID_MAJOR</name>
          </field>
        </fields>
        <name>PID</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>LCD Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Mode Select</description>
            <name>LCD_CTL_LCDMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Underflow Restart</description>
            <name>LCD_CTL_UFLOWRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Clock Divisor</description>
            <name>LCD_CTL_CLKDIV</name>
          </field>
        </fields>
        <name>CTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>LCD LIDD Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>LIDD Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Motorola 6800 Mode</description>
                <name>LCD_LIDDCTL_MODE_SYNCM68</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous Motorola 6800 Mode</description>
                <name>LCD_LIDDCTL_MODE_ASYNCM68</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Synchronous Intel 8080 mode</description>
                <name>LCD_LIDDCTL_MODE_SYNCM80</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous Intel 8080 mode</description>
                <name>LCD_LIDDCTL_MODE_ASYNCM80</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous Hitachi mode</description>
                <name>LCD_LIDDCTL_MODE_ASYNCHIT</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_LIDDCTL_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Latch Enable (ALE) Polarity Control</description>
            <name>LCD_LIDDCTL_ALE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Strobe (RD) /Direct Enable (EN) Polarity Control</description>
            <name>LCD_LIDDCTL_RDEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Strobe (WR) /Direction (DIR) Polarity Control</description>
            <name>LCD_LIDDCTL_WRDIRINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select 0 (CS0)/Enable 0 (E0) Polarity Control</description>
            <name>LCD_LIDDCTL_CS0E0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chip Select 1 (CS1)/Enable 1(E1) Polarity Control</description>
            <name>LCD_LIDDCTL_CS1E1</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIDD DMA Enable</description>
            <name>LCD_LIDDCTL_DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CS0/CS1 Select for LIDD DMA Writes</description>
            <name>LCD_LIDDCTL_DMACS</name>
          </field>
        </fields>
        <name>LIDDCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>LCD LIDD CS0 Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Field value defines the number of LCDMCLK cycles (GAP +1) between the end of one CS0 (LCDAC) device access and the start of another CS0 (LCDAC) device access unless the two accesses are both reads</description>
            <name>LCD_LIDDCS0CFG_GAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Read Strobe (RD) Hold cycles</description>
            <name>LCD_LIDDCS0CFG_RDHOLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Read Strobe (RD) Duration cycles</description>
            <name>LCD_LIDDCS0CFG_RDDUR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Read Strobe (RD) Set-Up cycles</description>
            <name>LCD_LIDDCS0CFG_RDSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Write Strobe (WR) Hold cycles</description>
            <name>LCD_LIDDCS0CFG_WRHOLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Write Strobe (WR) Duration Cycles</description>
            <name>LCD_LIDDCS0CFG_WRDUR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Write Strobe (WR) Set-Up Cycles</description>
            <name>LCD_LIDDCS0CFG_WRSU</name>
          </field>
        </fields>
        <name>LIDDCS0CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>LIDD CS0 Read/Write Address</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LCD Address</description>
            <name>LCD_LIDDCS0ADDR_CS0ADDR</name>
          </field>
        </fields>
        <name>LIDDCS0ADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>LIDD CS0 Data Read/Write Initiation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LCD Data Read/Write</description>
            <name>LCD_LIDDCS0DATA_CS0DATA</name>
          </field>
        </fields>
        <name>LIDDCS0DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>LIDD CS1 Configuration</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Field value defines the number of LCDMCLK cycles (GAP + 1) between the end of one CS1 (LCDAC) device access and the start of another CS0 (LCDAC) device access unless the two accesses are both reads</description>
            <name>LCD_LIDDCS1CFG_GAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Read Strobe (RD) Hold cycles</description>
            <name>LCD_LIDDCS1CFG_RDHOLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Read Strobe (RD) Duration cycles</description>
            <name>LCD_LIDDCS1CFG_RDDUR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Read Strobe (RD) Set-Up cycles</description>
            <name>LCD_LIDDCS1CFG_RDSU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Write Strobe (WR) Hold cycles</description>
            <name>LCD_LIDDCS1CFG_WRHOLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Write Strobe (WR) Duration Cycles</description>
            <name>LCD_LIDDCS1CFG_WRDUR</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Write Strobe (WR) Set-Up Cycles</description>
            <name>LCD_LIDDCS1CFG_WRSU</name>
          </field>
        </fields>
        <name>LIDDCS1CFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>LIDD CS1 Address Read/Write Initiation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LCD Address Bus</description>
            <name>LCD_LIDDCS1ADDR_CS1ADDR</name>
          </field>
        </fields>
        <name>LIDDCS1ADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>LIDD CS1 Data Read/Write Initiation</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>LCD Data Read/Write Initiation</description>
            <name>LCD_LIDDCS1DATA_CS0DATA</name>
          </field>
        </fields>
        <name>LIDDCS1DATA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>LCD Raster Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Controller Enable for Raster Operations</description>
            <name>LCD_RASTRCTL_LCDEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Monochrome</description>
            <name>LCD_RASTRCTL_LCDBW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD TFT</description>
            <name>LCD_RASTRCTL_LCDTFT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster Data Order Select</description>
            <name>LCD_RASTRCTL_RDORDER</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mono 8-Bit</description>
            <name>LCD_RASTRCTL_MONO8B</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Palette Loading Delay</description>
            <name>LCD_RASTRCTL_REQDLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Pallette Loading Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Palette and data loading, reset value</description>
                <name>LCD_RASTRCTL_PALMODE_PALDAT</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Palette loading only</description>
                <name>LCD_RASTRCTL_PALMODE_PAL</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data loading only</description>
                <name>LCD_RASTRCTL_PALMODE_DAT</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_RASTRCTL_PALMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Nibble Mode</description>
            <name>LCD_RASTRCTL_NIBMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TFT Mode Alternate Signal Mapping for Palettized Framebuffer</description>
            <name>LCD_RASTRCTL_TFTMAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Buffer Select</description>
            <name>LCD_RASTRCTL_FRMBUFSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>24-Bit TFT Mode</description>
            <name>LCD_RASTRCTL_TFT24</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>24-bit TFT Mode Packing</description>
            <name>LCD_RASTRCTL_TFT24UPCK</name>
          </field>
        </fields>
        <name>RASTRCTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>LCD Raster Timing 0</description>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pixels-per-line MSB[10]</description>
            <name>LCD_RASTRTIM0_MSBPPL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Pixels-per-line LSB[9:4]</description>
            <name>LCD_RASTRTIM0_PPL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Horizontal Sync Pulse Width Lowbits</description>
            <name>LCD_RASTRTIM0_HSW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Horizontal Front Porch Lowbits</description>
            <name>LCD_RASTRTIM0_HFP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Horizontal Back Porch Lowbits</description>
            <name>LCD_RASTRTIM0_HBP</name>
          </field>
        </fields>
        <name>RASTRTIM0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>LCD Raster Timing 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Lines Per Panel</description>
            <name>LCD_RASTRTIM1_LPP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Vertical Sync Width Pulse</description>
            <name>LCD_RASTRTIM1_VSW</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Vertical Front Porch</description>
            <name>LCD_RASTRTIM1_VFP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Vertical Back Porch</description>
            <name>LCD_RASTRTIM1_VBP</name>
          </field>
        </fields>
        <name>RASTRTIM1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>LCD Raster Timing 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bits 9:8 of the horizontal front porch field</description>
            <name>LCD_RASTRTIM2_MSBHFP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bits 9:8 of the horizontal back porch field</description>
            <name>LCD_RASTRTIM2_MSBHBP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>AC Bias Pin Frequency</description>
            <name>LCD_RASTRTIM2_ACBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AC Bias Pins Transitions per Interrupt</description>
            <name>LCD_RASTRTIM2_ACBI</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Vsync</description>
            <name>LCD_RASTRTIM2_IVS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Hysync</description>
            <name>LCD_RASTRTIM2_IHS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Pixel Clock</description>
            <name>LCD_RASTRTIM2_INVPXLCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert Output Enable</description>
            <name>LCD_RASTRTIM2_INVOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Program HSYNC/VSYNC Rise or Fall</description>
            <name>LCD_RASTRTIM2_PSYNCRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hsync/Vsync Pixel Clock Control On/Off</description>
            <name>LCD_RASTRTIM2_PXLCLKCTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MSB of Lines Per Panel</description>
            <name>LCD_RASTRTIM2_MSBLPP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Bits 9:6 of the horizontal sync width field</description>
            <name>LCD_RASTRTIM2_HSW</name>
          </field>
        </fields>
        <name>RASTRTIM2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>LCD Raster Subpanel Display 1</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Default Pixel Data LSB[15:0]</description>
            <name>LCD_RASTRSUBP1_DPDLSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Line Per Panel Threshold</description>
            <name>LCD_RASTRSUBP1_LPPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High or Low Signal</description>
            <name>LCD_RASTRSUBP1_HOLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sub Panel Enable</description>
            <name>LCD_RASTRSUBP1_SPEN</name>
          </field>
        </fields>
        <name>RASTRSUBP1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>LCD Raster Subpanel Display 2</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Default Pixel Data MSB [23:16]</description>
            <name>LCD_RASTRSUBP2_DPDMSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lines Per Panel Threshold Bit 10</description>
            <name>LCD_RASTRSUBP2_LPPTMSB</name>
          </field>
        </fields>
        <name>RASTRSUBP2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>LCD DMA Control</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Mode</description>
            <name>LCD_DMACTL_FMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Big Endian Enable</description>
            <name>LCD_DMACTL_BIGDEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit controls the bytelane ordering of the data on the output of the DMA module</description>
            <name>LCD_DMACTL_BYTESWAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Burst Size setting for DMA transfers (all DMA transfers are 32 bits wide):</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>burst size of 4</description>
                <name>LCD_DMACTL_BURSTSZ_4</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>burst size of 8</description>
                <name>LCD_DMACTL_BURSTSZ_8</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>burst size of 16</description>
                <name>LCD_DMACTL_BURSTSZ_16</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_DMACTL_BURSTSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DMA FIFO threshold</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 words</description>
                <name>LCD_DMACTL_FIFORDY_8</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 words</description>
                <name>LCD_DMACTL_FIFORDY_16</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 words</description>
                <name>LCD_DMACTL_FIFORDY_32</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 words</description>
                <name>LCD_DMACTL_FIFORDY_64</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 words</description>
                <name>LCD_DMACTL_FIFORDY_128</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 words</description>
                <name>LCD_DMACTL_FIFORDY_256</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 words</description>
                <name>LCD_DMACTL_FIFORDY_512</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_DMACTL_FIFORDY</name>
          </field>
        </fields>
        <name>DMACTL</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>LCD DMA Frame Buffer 0 Base Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Frame Buffer 0 Base Address pointer</description>
            <name>LCD_DMABAFB0_FB0BA</name>
          </field>
        </fields>
        <name>DMABAFB0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>LCD DMA Frame Buffer 0 Ceiling Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Frame Buffer 0 Ceiling Address pointer</description>
            <name>LCD_DMACAFB0_FB0CA</name>
          </field>
        </fields>
        <name>DMACAFB0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>LCD DMA Frame Buffer 1 Base Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Frame Buffer 1 Base Address pointer</description>
            <name>LCD_DMABAFB1_FB1BA</name>
          </field>
        </fields>
        <name>DMABAFB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>LCD DMA Frame Buffer 1 Ceiling Address</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Frame Buffer 1 Ceiling Address pointer</description>
            <name>LCD_DMACAFB1_FB1CA</name>
          </field>
        </fields>
        <name>DMACAFB1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>LCD System Configuration Register</description>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Idle Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only</description>
                <name>LCD_SYSCFG_IDLEMODE_FORCE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No-idle mode: local target never enters idle state. Backup mode, for debug only</description>
                <name>LCD_SYSCFG_IDLEMODE_NONE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-requestrelated) wakeup events</description>
                <name>LCD_SYSCFG_IDLEMODE_SMART</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_SYSCFG_IDLEMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Standby Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only</description>
                <name>LCD_SYSCFG_STDBY_FORCE</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only</description>
                <name>LCD_SYSCFG_STDBY_NONE</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wakeup events</description>
                <name>LCD_SYSCFG_STDBY_SMART</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCD_SYSCFG_STDBY</name>
          </field>
        </fields>
        <name>SYSCFG</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>LCD Interrupt Raw Status and Set Register</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster Mode Frame Done interrupt</description>
            <name>LCD_RISSET_RRASTRDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Synchronization Lost Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_SYNCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AC Bias Count Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_ACBS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA FIFO Underflow Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_FIFOU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Palette Loaded Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_PALLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 0 Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_EOF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 1 Raw Interrupt Status and Set</description>
            <name>LCD_RISSET_EOF1</name>
          </field>
        </fields>
        <name>RISSET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>LCD Interrupt Status and Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster Mode Frame Done interrupt</description>
            <name>LCD_MISCLR_RRASTRDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Synchronization Lost Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_SYNCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AC Bias Count Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_ACBS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA FIFO Underflow Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_FIFOU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Palette Loaded Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_PALLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 0 Raw Interrupt and Clear</description>
            <name>LCD_MISCLR_EOF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 1 Enabled Interrupt and Clear</description>
            <name>LCD_MISCLR_EOF1</name>
          </field>
        </fields>
        <name>MISCLR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>LCD Interrupt Mask</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Set</description>
            <name>LCD_IM_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster Mode Frame Done Interrupt Enable Set</description>
            <name>LCD_IM_RRASTRDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Synchronization Lost Interrupt Enable Set</description>
            <name>LCD_IM_SYNCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AC Bias Count Interrupt Enable Set</description>
            <name>LCD_IM_ACBS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA FIFO Underflow Interrupt Enable Set</description>
            <name>LCD_IM_FIFOU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Palette Loaded Interrupt Enable Set</description>
            <name>LCD_IM_PALLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 0 Interrupt Enable Set</description>
            <name>LCD_IM_EOF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 1 Interrupt Enable Set</description>
            <name>LCD_IM_EOF1</name>
          </field>
        </fields>
        <name>IM</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>LCD Interrupt Enable Clear</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Clear</description>
            <name>LCD_IENC_DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raster Mode Frame Done Interrupt Enable Clear</description>
            <name>LCD_IENC_RRASTRDONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Synchronization Lost Interrupt Enable Clear</description>
            <name>LCD_IENC_SYNCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AC Bias Count Interrupt Enable Clear</description>
            <name>LCD_IENC_ACBS</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA FIFO Underflow Interrupt Enable Clear</description>
            <name>LCD_IENC_FIFOU</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Palette Loaded Interrupt Enable Clear</description>
            <name>LCD_IENC_PALLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 0 Interrupt Enable Clear</description>
            <name>LCD_IENC_EOF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA End-of-Frame 1 Interrupt Enable Clear</description>
            <name>LCD_IENC_EOF1</name>
          </field>
        </fields>
        <name>IENC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>LCD Clock Enable</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LCD Core Clock Enable</description>
            <name>LCD_CLKEN_CORE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIDD Submodule Clock Enable</description>
            <name>LCD_CLKEN_LIDD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Clock Enable</description>
            <name>LCD_CLKEN_DMA</name>
          </field>
        </fields>
        <name>CLKEN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>LCD Clock Resets</description>
        <fields>
          <field>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset for the Core, which encompasses the Raster Active Matrix and Passive Matrix logic</description>
            <name>LCD_CLKRESET_CORE</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset for the LIDD submodule (character displays)</description>
            <name>LCD_CLKRESET_LIDD</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset for the DMA submodule</description>
            <name>LCD_CLKRESET_DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset for the entire LCD module</description>
            <name>LCD_CLKRESET_MAIN</name>
          </field>
        </fields>
        <name>CLKRESET</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <resetMask>0x0</resetMask>
    <resetValue>0x0</resetValue>
    <size>0x20</size>
  </peripheral>
</peripherals>
<resetMask>0x0</resetMask>
<resetValue>0x0</resetValue>
<size>0x20</size>
<vendor>Texas Instruments</vendor>
<vendorId>ti.com</vendorId>
<version>3.200</version>
<width>0x20</width></device>