
flex_cap_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000699c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  08006b70  08006b70  00007b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800707c  0800707c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800707c  0800707c  0000807c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007084  08007084  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007084  08007084  00008084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007088  08007088  00008088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800708c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200001d4  08007260  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08007260  000093f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b86a  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c24  00000000  00000000  00014a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  00016698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080d  00000000  00000000  000170f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c19  00000000  00000000  000178fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e159  00000000  00000000  0003a516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdb86  00000000  00000000  0004866f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001161f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b00  00000000  00000000  00116238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00119d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006b54 	.word	0x08006b54

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006b54 	.word	0x08006b54

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <fdc1004_init>:
  * @param
  * @param
  * @retval None
  */
void fdc1004_init(I2C_HandleTypeDef *i2c)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	6078      	str	r0, [r7, #4]

	uint8_t buffer[12];
	HAL_StatusTypeDef status;
	uint8_t fdc1004_address = 0x50 << 1;
 8000f1c:	23a0      	movs	r3, #160	@ 0xa0
 8000f1e:	75fb      	strb	r3, [r7, #23]

	// ****************************************************************************************************************************************************
	// I2C read from register 0xFE for MFG (TI) ID

	buffer[0] = 0xFE;
 8000f20:	23fe      	movs	r3, #254	@ 0xfe
 8000f22:	723b      	strb	r3, [r7, #8]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 1, HAL_MAX_DELAY);
 8000f24:	7dfb      	ldrb	r3, [r7, #23]
 8000f26:	b299      	uxth	r1, r3
 8000f28:	f107 0208 	add.w	r2, r7, #8
 8000f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2301      	movs	r3, #1
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f001 f9b9 	bl	80022ac <HAL_I2C_Master_Transmit>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 8000f3e:	7dbb      	ldrb	r3, [r7, #22]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <fdc1004_init+0x38>
	{
		printf("TX Fail\r\n");
 8000f44:	487e      	ldr	r0, [pc, #504]	@ (8001140 <fdc1004_init+0x22c>)
 8000f46:	f003 fe93 	bl	8004c70 <puts>
 8000f4a:	e016      	b.n	8000f7a <fdc1004_init+0x66>
	}
	else
	{
		status = HAL_I2C_Master_Receive(i2c, fdc1004_address, buffer, 2, HAL_MAX_DELAY);
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
 8000f4e:	b299      	uxth	r1, r3
 8000f50:	f107 0208 	add.w	r2, r7, #8
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f001 faa3 	bl	80024a8 <HAL_I2C_Master_Receive>
 8000f62:	4603      	mov	r3, r0
 8000f64:	75bb      	strb	r3, [r7, #22]
		if ( status != HAL_OK )
 8000f66:	7dbb      	ldrb	r3, [r7, #22]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <fdc1004_init+0x60>
		{
			printf("RX Fail\r\n");
 8000f6c:	4875      	ldr	r0, [pc, #468]	@ (8001144 <fdc1004_init+0x230>)
 8000f6e:	f003 fe7f 	bl	8004c70 <puts>
 8000f72:	e002      	b.n	8000f7a <fdc1004_init+0x66>
		}
		else
		{
			printf("FDC MFG ID Read Success!\r\n");
 8000f74:	4874      	ldr	r0, [pc, #464]	@ (8001148 <fdc1004_init+0x234>)
 8000f76:	f003 fe7b 	bl	8004c70 <puts>
	}

	// ****************************************************************************************************************************************************
	// I2C read from register 0xFF for FDC 1004 Device ID

	buffer[0] = 0xFF;
 8000f7a:	23ff      	movs	r3, #255	@ 0xff
 8000f7c:	723b      	strb	r3, [r7, #8]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 1, HAL_MAX_DELAY);
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	b299      	uxth	r1, r3
 8000f82:	f107 0208 	add.w	r2, r7, #8
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f001 f98c 	bl	80022ac <HAL_I2C_Master_Transmit>
 8000f94:	4603      	mov	r3, r0
 8000f96:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 8000f98:	7dbb      	ldrb	r3, [r7, #22]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <fdc1004_init+0x92>
	{
		printf("TX Fail\r\n");
 8000f9e:	4868      	ldr	r0, [pc, #416]	@ (8001140 <fdc1004_init+0x22c>)
 8000fa0:	f003 fe66 	bl	8004c70 <puts>
 8000fa4:	e016      	b.n	8000fd4 <fdc1004_init+0xc0>
	}
	else
	{
		status = HAL_I2C_Master_Receive(i2c, fdc1004_address, buffer, 2, HAL_MAX_DELAY);
 8000fa6:	7dfb      	ldrb	r3, [r7, #23]
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	f107 0208 	add.w	r2, r7, #8
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f001 fa76 	bl	80024a8 <HAL_I2C_Master_Receive>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	75bb      	strb	r3, [r7, #22]
		if ( status != HAL_OK )
 8000fc0:	7dbb      	ldrb	r3, [r7, #22]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <fdc1004_init+0xba>
		{
			printf("RX Fail\r\n");
 8000fc6:	485f      	ldr	r0, [pc, #380]	@ (8001144 <fdc1004_init+0x230>)
 8000fc8:	f003 fe52 	bl	8004c70 <puts>
 8000fcc:	e002      	b.n	8000fd4 <fdc1004_init+0xc0>
		}
		else
		{
			printf("FDC Dev ID Read Success!\r\n");
 8000fce:	485f      	ldr	r0, [pc, #380]	@ (800114c <fdc1004_init+0x238>)
 8000fd0:	f003 fe4e 	bl	8004c70 <puts>
	}

	// ****************************************************************************************************************************************************
	// I2C Write to Register 0x0C resetting FDC1004

	buffer[0] = 0x0c;
 8000fd4:	230c      	movs	r3, #12
 8000fd6:	723b      	strb	r3, [r7, #8]
	buffer[1] = 0b10000000;
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	727b      	strb	r3, [r7, #9]
	buffer[2] = 0b00000000;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	72bb      	strb	r3, [r7, #10]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 3, HAL_MAX_DELAY);
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
 8000fe2:	b299      	uxth	r1, r3
 8000fe4:	f107 0208 	add.w	r2, r7, #8
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2303      	movs	r3, #3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f001 f95b 	bl	80022ac <HAL_I2C_Master_Transmit>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 8000ffa:	7dbb      	ldrb	r3, [r7, #22]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d003      	beq.n	8001008 <fdc1004_init+0xf4>
	{
		printf("TX Fail\r\n");
 8001000:	484f      	ldr	r0, [pc, #316]	@ (8001140 <fdc1004_init+0x22c>)
 8001002:	f003 fe35 	bl	8004c70 <puts>
 8001006:	e002      	b.n	800100e <fdc1004_init+0xfa>
	}
	else
	{
		printf("FDC Config Reset Write Success!\r\n");
 8001008:	4851      	ldr	r0, [pc, #324]	@ (8001150 <fdc1004_init+0x23c>)
 800100a:	f003 fe31 	bl	8004c70 <puts>
	}

	// ****************************************************************************************************************************************************
	// I2C Write to Register 0x0C, setting refresh rate to 100 S/s repeat sampling and enabling measure 1

	buffer[0] = 0x0c;
 800100e:	230c      	movs	r3, #12
 8001010:	723b      	strb	r3, [r7, #8]
	buffer[1] = 0b00000101;
 8001012:	2305      	movs	r3, #5
 8001014:	727b      	strb	r3, [r7, #9]
	buffer[2] = 0b01000000;
 8001016:	2340      	movs	r3, #64	@ 0x40
 8001018:	72bb      	strb	r3, [r7, #10]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 3, HAL_MAX_DELAY);
 800101a:	7dfb      	ldrb	r3, [r7, #23]
 800101c:	b299      	uxth	r1, r3
 800101e:	f107 0208 	add.w	r2, r7, #8
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2303      	movs	r3, #3
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f001 f93e 	bl	80022ac <HAL_I2C_Master_Transmit>
 8001030:	4603      	mov	r3, r0
 8001032:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 8001034:	7dbb      	ldrb	r3, [r7, #22]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <fdc1004_init+0x12e>
	{
		printf("TX Fail\r\n");
 800103a:	4841      	ldr	r0, [pc, #260]	@ (8001140 <fdc1004_init+0x22c>)
 800103c:	f003 fe18 	bl	8004c70 <puts>
 8001040:	e002      	b.n	8001048 <fdc1004_init+0x134>
	}
	else
	{
		printf("FDC Config Write Success!\r\n");
 8001042:	4844      	ldr	r0, [pc, #272]	@ (8001154 <fdc1004_init+0x240>)
 8001044:	f003 fe14 	bl	8004c70 <puts>
	}

	// ****************************************************************************************************************************************************
	// I2C Read to Register 0x0C, the measurement config register

	buffer[0] = 0x0C;
 8001048:	230c      	movs	r3, #12
 800104a:	723b      	strb	r3, [r7, #8]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 1, HAL_MAX_DELAY);
 800104c:	7dfb      	ldrb	r3, [r7, #23]
 800104e:	b299      	uxth	r1, r3
 8001050:	f107 0208 	add.w	r2, r7, #8
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f001 f925 	bl	80022ac <HAL_I2C_Master_Transmit>
 8001062:	4603      	mov	r3, r0
 8001064:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 8001066:	7dbb      	ldrb	r3, [r7, #22]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <fdc1004_init+0x160>
	{
		printf("TX Fail\r\n");
 800106c:	4834      	ldr	r0, [pc, #208]	@ (8001140 <fdc1004_init+0x22c>)
 800106e:	f003 fdff 	bl	8004c70 <puts>
 8001072:	e016      	b.n	80010a2 <fdc1004_init+0x18e>
	}
	else
	{
		status = HAL_I2C_Master_Receive(i2c, fdc1004_address, buffer, 2, HAL_MAX_DELAY);
 8001074:	7dfb      	ldrb	r3, [r7, #23]
 8001076:	b299      	uxth	r1, r3
 8001078:	f107 0208 	add.w	r2, r7, #8
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2302      	movs	r3, #2
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f001 fa0f 	bl	80024a8 <HAL_I2C_Master_Receive>
 800108a:	4603      	mov	r3, r0
 800108c:	75bb      	strb	r3, [r7, #22]
		if ( status != HAL_OK )
 800108e:	7dbb      	ldrb	r3, [r7, #22]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <fdc1004_init+0x188>
		{
			printf("RX Fail\r\n");
 8001094:	482b      	ldr	r0, [pc, #172]	@ (8001144 <fdc1004_init+0x230>)
 8001096:	f003 fdeb 	bl	8004c70 <puts>
 800109a:	e002      	b.n	80010a2 <fdc1004_init+0x18e>
		}
		else
		{
			printf("FDC Config Read Success!\r\n");
 800109c:	482e      	ldr	r0, [pc, #184]	@ (8001158 <fdc1004_init+0x244>)
 800109e:	f003 fde7 	bl	8004c70 <puts>
	// ****************************************************************************************************************************************************
	// I2C Write to Register 0x09, configuring measure 2 to input channels
	// register config includes channel A and B, and offset capacitance


	buffer[0] = 0x09;
 80010a2:	2309      	movs	r3, #9
 80010a4:	723b      	strb	r3, [r7, #8]
	buffer[1] = 0b00110000;
 80010a6:	2330      	movs	r3, #48	@ 0x30
 80010a8:	727b      	strb	r3, [r7, #9]
	buffer[2] = 0b00000000;
 80010aa:	2300      	movs	r3, #0
 80010ac:	72bb      	strb	r3, [r7, #10]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 3, HAL_MAX_DELAY);
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	b299      	uxth	r1, r3
 80010b2:	f107 0208 	add.w	r2, r7, #8
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2303      	movs	r3, #3
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f001 f8f4 	bl	80022ac <HAL_I2C_Master_Transmit>
 80010c4:	4603      	mov	r3, r0
 80010c6:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 80010c8:	7dbb      	ldrb	r3, [r7, #22]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d003      	beq.n	80010d6 <fdc1004_init+0x1c2>
	{
		printf("TX Fail\r\n");
 80010ce:	481c      	ldr	r0, [pc, #112]	@ (8001140 <fdc1004_init+0x22c>)
 80010d0:	f003 fdce 	bl	8004c70 <puts>
 80010d4:	e002      	b.n	80010dc <fdc1004_init+0x1c8>
	}
	else
	{
		printf("FDC Measure 1 Config Write Success!\r\n");
 80010d6:	4821      	ldr	r0, [pc, #132]	@ (800115c <fdc1004_init+0x248>)
 80010d8:	f003 fdca 	bl	8004c70 <puts>
	}

	// ****************************************************************************************************************************************************
	// I2C Read to Register 0x0C, the measurement config register

	buffer[0] = 0x08;
 80010dc:	2308      	movs	r3, #8
 80010de:	723b      	strb	r3, [r7, #8]
	status = HAL_I2C_Master_Transmit(i2c, fdc1004_address, buffer, 1, HAL_MAX_DELAY);
 80010e0:	7dfb      	ldrb	r3, [r7, #23]
 80010e2:	b299      	uxth	r1, r3
 80010e4:	f107 0208 	add.w	r2, r7, #8
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f001 f8db 	bl	80022ac <HAL_I2C_Master_Transmit>
 80010f6:	4603      	mov	r3, r0
 80010f8:	75bb      	strb	r3, [r7, #22]
	if ( status != HAL_OK )
 80010fa:	7dbb      	ldrb	r3, [r7, #22]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <fdc1004_init+0x1f4>
	{
		printf("TX Fail\r\n");
 8001100:	480f      	ldr	r0, [pc, #60]	@ (8001140 <fdc1004_init+0x22c>)
 8001102:	f003 fdb5 	bl	8004c70 <puts>
		}
	}



}
 8001106:	e016      	b.n	8001136 <fdc1004_init+0x222>
		status = HAL_I2C_Master_Receive(i2c, fdc1004_address, buffer, 2, HAL_MAX_DELAY);
 8001108:	7dfb      	ldrb	r3, [r7, #23]
 800110a:	b299      	uxth	r1, r3
 800110c:	f107 0208 	add.w	r2, r7, #8
 8001110:	f04f 33ff 	mov.w	r3, #4294967295
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2302      	movs	r3, #2
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f001 f9c5 	bl	80024a8 <HAL_I2C_Master_Receive>
 800111e:	4603      	mov	r3, r0
 8001120:	75bb      	strb	r3, [r7, #22]
		if ( status != HAL_OK )
 8001122:	7dbb      	ldrb	r3, [r7, #22]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d003      	beq.n	8001130 <fdc1004_init+0x21c>
			printf("RX Fail\r\n");
 8001128:	4806      	ldr	r0, [pc, #24]	@ (8001144 <fdc1004_init+0x230>)
 800112a:	f003 fda1 	bl	8004c70 <puts>
}
 800112e:	e002      	b.n	8001136 <fdc1004_init+0x222>
			printf("FDC Measure 1 Config Read Success!\r\n");
 8001130:	480b      	ldr	r0, [pc, #44]	@ (8001160 <fdc1004_init+0x24c>)
 8001132:	f003 fd9d 	bl	8004c70 <puts>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	08006b70 	.word	0x08006b70
 8001144:	08006b7c 	.word	0x08006b7c
 8001148:	08006b88 	.word	0x08006b88
 800114c:	08006ba4 	.word	0x08006ba4
 8001150:	08006bc0 	.word	0x08006bc0
 8001154:	08006be4 	.word	0x08006be4
 8001158:	08006c00 	.word	0x08006c00
 800115c:	08006c1c 	.word	0x08006c1c
 8001160:	08006c44 	.word	0x08006c44

08001164 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800116c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001170:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	2b00      	cmp	r3, #0
 800117a:	d013      	beq.n	80011a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800117c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001180:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001184:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00b      	beq.n	80011a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800118c:	e000      	b.n	8001190 <ITM_SendChar+0x2c>
    {
      __NOP();
 800118e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001190:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d0f9      	beq.n	800118e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800119a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	b2d2      	uxtb	r2, r2
 80011a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80011a4:	687b      	ldr	r3, [r7, #4]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
	...

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ba:	f000 fc09 	bl	80019d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011be:	f000 f8e3 	bl	8001388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c2:	f000 f9a7 	bl	8001514 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c6:	f000 f97b 	bl	80014c0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011ca:	f000 f94b 	bl	8001464 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



  fdc1004_init(&hi2c1);
 80011ce:	4860      	ldr	r0, [pc, #384]	@ (8001350 <main+0x19c>)
 80011d0:	f7ff fea0 	bl	8000f14 <fdc1004_init>
  while (1)
  {



	  buf[0] = 0x02;
 80011d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001354 <main+0x1a0>)
 80011d6:	2202      	movs	r2, #2
 80011d8:	701a      	strb	r2, [r3, #0]
	  ret = HAL_I2C_Master_Transmit(&hi2c1, FDC1004_ADDR, buf, 1, HAL_MAX_DELAY);
 80011da:	23a0      	movs	r3, #160	@ 0xa0
 80011dc:	4619      	mov	r1, r3
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2301      	movs	r3, #1
 80011e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001354 <main+0x1a0>)
 80011e8:	4859      	ldr	r0, [pc, #356]	@ (8001350 <main+0x19c>)
 80011ea:	f001 f85f 	bl	80022ac <HAL_I2C_Master_Transmit>
 80011ee:	4603      	mov	r3, r0
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b59      	ldr	r3, [pc, #356]	@ (8001358 <main+0x1a4>)
 80011f4:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )
 80011f6:	4b58      	ldr	r3, [pc, #352]	@ (8001358 <main+0x1a4>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <main+0x52>
	  {
		  printf("TX Fail\r\n");
 80011fe:	4857      	ldr	r0, [pc, #348]	@ (800135c <main+0x1a8>)
 8001200:	f003 fd36 	bl	8004c70 <puts>
 8001204:	e024      	b.n	8001250 <main+0x9c>
	  }
	  else
	  {
		  ret = HAL_I2C_Master_Receive(&hi2c1, FDC1004_ADDR, buf, 2, HAL_MAX_DELAY);
 8001206:	23a0      	movs	r3, #160	@ 0xa0
 8001208:	4619      	mov	r1, r3
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2302      	movs	r3, #2
 8001212:	4a50      	ldr	r2, [pc, #320]	@ (8001354 <main+0x1a0>)
 8001214:	484e      	ldr	r0, [pc, #312]	@ (8001350 <main+0x19c>)
 8001216:	f001 f947 	bl	80024a8 <HAL_I2C_Master_Receive>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	4b4e      	ldr	r3, [pc, #312]	@ (8001358 <main+0x1a4>)
 8001220:	701a      	strb	r2, [r3, #0]
		  if ( ret != HAL_OK )
 8001222:	4b4d      	ldr	r3, [pc, #308]	@ (8001358 <main+0x1a4>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <main+0x7e>
		  {
			  printf("RX Fail\r\n");
 800122a:	484d      	ldr	r0, [pc, #308]	@ (8001360 <main+0x1ac>)
 800122c:	f003 fd20 	bl	8004c70 <puts>
 8001230:	e00e      	b.n	8001250 <main+0x9c>
		  }
		  else
		  {
			  printf("FDC Measure 1 MSB Read Success!\r\n");
 8001232:	484c      	ldr	r0, [pc, #304]	@ (8001364 <main+0x1b0>)
 8001234:	f003 fd1c 	bl	8004c70 <puts>
			  printf("0x%x\r\n", buf[0]);
 8001238:	4b46      	ldr	r3, [pc, #280]	@ (8001354 <main+0x1a0>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	484a      	ldr	r0, [pc, #296]	@ (8001368 <main+0x1b4>)
 8001240:	f003 fcae 	bl	8004ba0 <iprintf>
			  printf("0x%x\r\n", buf[1]);
 8001244:	4b43      	ldr	r3, [pc, #268]	@ (8001354 <main+0x1a0>)
 8001246:	785b      	ldrb	r3, [r3, #1]
 8001248:	4619      	mov	r1, r3
 800124a:	4847      	ldr	r0, [pc, #284]	@ (8001368 <main+0x1b4>)
 800124c:	f003 fca8 	bl	8004ba0 <iprintf>
		  }
	  }

	  msb_comb = ((uint16_t)buf[0] << 8) | buf[1];
 8001250:	4b40      	ldr	r3, [pc, #256]	@ (8001354 <main+0x1a0>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	b21b      	sxth	r3, r3
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	b21a      	sxth	r2, r3
 800125a:	4b3e      	ldr	r3, [pc, #248]	@ (8001354 <main+0x1a0>)
 800125c:	785b      	ldrb	r3, [r3, #1]
 800125e:	b21b      	sxth	r3, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	b21b      	sxth	r3, r3
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b41      	ldr	r3, [pc, #260]	@ (800136c <main+0x1b8>)
 8001268:	801a      	strh	r2, [r3, #0]
	  printf("0x%x\r\n", msb_comb);
 800126a:	4b40      	ldr	r3, [pc, #256]	@ (800136c <main+0x1b8>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	4619      	mov	r1, r3
 8001270:	483d      	ldr	r0, [pc, #244]	@ (8001368 <main+0x1b4>)
 8001272:	f003 fc95 	bl	8004ba0 <iprintf>


	  buf[0] = 0x03;
 8001276:	4b37      	ldr	r3, [pc, #220]	@ (8001354 <main+0x1a0>)
 8001278:	2203      	movs	r2, #3
 800127a:	701a      	strb	r2, [r3, #0]
	  ret = HAL_I2C_Master_Transmit(&hi2c1, FDC1004_ADDR, buf, 1, HAL_MAX_DELAY);
 800127c:	23a0      	movs	r3, #160	@ 0xa0
 800127e:	4619      	mov	r1, r3
 8001280:	f04f 33ff 	mov.w	r3, #4294967295
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2301      	movs	r3, #1
 8001288:	4a32      	ldr	r2, [pc, #200]	@ (8001354 <main+0x1a0>)
 800128a:	4831      	ldr	r0, [pc, #196]	@ (8001350 <main+0x19c>)
 800128c:	f001 f80e 	bl	80022ac <HAL_I2C_Master_Transmit>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <main+0x1a4>)
 8001296:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )
 8001298:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <main+0x1a4>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d003      	beq.n	80012a8 <main+0xf4>
	  {
		  printf("TX Fail\r\n");
 80012a0:	482e      	ldr	r0, [pc, #184]	@ (800135c <main+0x1a8>)
 80012a2:	f003 fce5 	bl	8004c70 <puts>
 80012a6:	e024      	b.n	80012f2 <main+0x13e>
	  }
	  else
	  {
		  ret = HAL_I2C_Master_Receive(&hi2c1, FDC1004_ADDR, buf, 2, HAL_MAX_DELAY);
 80012a8:	23a0      	movs	r3, #160	@ 0xa0
 80012aa:	4619      	mov	r1, r3
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	2302      	movs	r3, #2
 80012b4:	4a27      	ldr	r2, [pc, #156]	@ (8001354 <main+0x1a0>)
 80012b6:	4826      	ldr	r0, [pc, #152]	@ (8001350 <main+0x19c>)
 80012b8:	f001 f8f6 	bl	80024a8 <HAL_I2C_Master_Receive>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <main+0x1a4>)
 80012c2:	701a      	strb	r2, [r3, #0]
		  if ( ret != HAL_OK )
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <main+0x1a4>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <main+0x120>
		  {
			  printf("RX Fail\r\n");
 80012cc:	4824      	ldr	r0, [pc, #144]	@ (8001360 <main+0x1ac>)
 80012ce:	f003 fccf 	bl	8004c70 <puts>
 80012d2:	e00e      	b.n	80012f2 <main+0x13e>
		  }
		  else
		  {
			  printf("FDC Measure 1 LSB Read Success!\r\n");
 80012d4:	4826      	ldr	r0, [pc, #152]	@ (8001370 <main+0x1bc>)
 80012d6:	f003 fccb 	bl	8004c70 <puts>
			  printf("0x%x\r\n", buf[0]);
 80012da:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <main+0x1a0>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	4821      	ldr	r0, [pc, #132]	@ (8001368 <main+0x1b4>)
 80012e2:	f003 fc5d 	bl	8004ba0 <iprintf>
			  printf("0x%x\r\n", buf[1]);
 80012e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <main+0x1a0>)
 80012e8:	785b      	ldrb	r3, [r3, #1]
 80012ea:	4619      	mov	r1, r3
 80012ec:	481e      	ldr	r0, [pc, #120]	@ (8001368 <main+0x1b4>)
 80012ee:	f003 fc57 	bl	8004ba0 <iprintf>
		  }
	  }



	  tot_comb = ((uint32_t)msb_comb << 8) | buf[0];
 80012f2:	4b1e      	ldr	r3, [pc, #120]	@ (800136c <main+0x1b8>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	4a16      	ldr	r2, [pc, #88]	@ (8001354 <main+0x1a0>)
 80012fa:	7812      	ldrb	r2, [r2, #0]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001374 <main+0x1c0>)
 8001300:	6013      	str	r3, [r2, #0]
	  printf("0x%lu\r\n", tot_comb);
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <main+0x1c0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	481b      	ldr	r0, [pc, #108]	@ (8001378 <main+0x1c4>)
 800130a:	f003 fc49 	bl	8004ba0 <iprintf>

	  cap = tot_comb;
 800130e:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <main+0x1c0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	ee07 3a90 	vmov	s15, r3
 8001316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800131a:	4b18      	ldr	r3, [pc, #96]	@ (800137c <main+0x1c8>)
 800131c:	edc3 7a00 	vstr	s15, [r3]

	  cap = cap/524288;
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <main+0x1c8>)
 8001322:	ed93 7a00 	vldr	s14, [r3]
 8001326:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001380 <main+0x1cc>
 800132a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <main+0x1c8>)
 8001330:	edc3 7a00 	vstr	s15, [r3]
	  printf("Capacitance: %.6f\r\n", cap);
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <main+0x1c8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff f925 	bl	8000588 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4810      	ldr	r0, [pc, #64]	@ (8001384 <main+0x1d0>)
 8001344:	f003 fc2c 	bl	8004ba0 <iprintf>



	  HAL_Delay(100);
 8001348:	2064      	movs	r0, #100	@ 0x64
 800134a:	f000 fbb3 	bl	8001ab4 <HAL_Delay>
	  buf[0] = 0x02;
 800134e:	e741      	b.n	80011d4 <main+0x20>
 8001350:	200001f0 	.word	0x200001f0
 8001354:	2000028c 	.word	0x2000028c
 8001358:	20000298 	.word	0x20000298
 800135c:	08006c68 	.word	0x08006c68
 8001360:	08006c74 	.word	0x08006c74
 8001364:	08006c80 	.word	0x08006c80
 8001368:	08006ca4 	.word	0x08006ca4
 800136c:	2000029a 	.word	0x2000029a
 8001370:	08006cac 	.word	0x08006cac
 8001374:	2000029c 	.word	0x2000029c
 8001378:	08006cd0 	.word	0x08006cd0
 800137c:	200002a0 	.word	0x200002a0
 8001380:	49000000 	.word	0x49000000
 8001384:	08006cd8 	.word	0x08006cd8

08001388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b094      	sub	sp, #80	@ 0x50
 800138c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	2234      	movs	r2, #52	@ 0x34
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f003 fd4a 	bl	8004e30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ac:	2300      	movs	r3, #0
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	4b2a      	ldr	r3, [pc, #168]	@ (800145c <SystemClock_Config+0xd4>)
 80013b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b4:	4a29      	ldr	r2, [pc, #164]	@ (800145c <SystemClock_Config+0xd4>)
 80013b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <SystemClock_Config+0xd4>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013c8:	2300      	movs	r3, #0
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	4b24      	ldr	r3, [pc, #144]	@ (8001460 <SystemClock_Config+0xd8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013d4:	4a22      	ldr	r2, [pc, #136]	@ (8001460 <SystemClock_Config+0xd8>)
 80013d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <SystemClock_Config+0xd8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013e8:	2302      	movs	r3, #2
 80013ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ec:	2301      	movs	r3, #1
 80013ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013f0:	2310      	movs	r3, #16
 80013f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f4:	2302      	movs	r3, #2
 80013f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013f8:	2300      	movs	r3, #0
 80013fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013fc:	2310      	movs	r3, #16
 80013fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001400:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001404:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001406:	2304      	movs	r3, #4
 8001408:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800140a:	2302      	movs	r3, #2
 800140c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800140e:	2302      	movs	r3, #2
 8001410:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4618      	mov	r0, r3
 8001418:	f002 f948 	bl	80036ac <HAL_RCC_OscConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001422:	f000 f901 	bl	8001628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001426:	230f      	movs	r3, #15
 8001428:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800142a:	2302      	movs	r3, #2
 800142c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001432:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001436:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800143c:	f107 0308 	add.w	r3, r7, #8
 8001440:	2102      	movs	r1, #2
 8001442:	4618      	mov	r0, r3
 8001444:	f001 fde8 	bl	8003018 <HAL_RCC_ClockConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800144e:	f000 f8eb 	bl	8001628 <Error_Handler>
  }
}
 8001452:	bf00      	nop
 8001454:	3750      	adds	r7, #80	@ 0x50
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800
 8001460:	40007000 	.word	0x40007000

08001464 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001468:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800146a:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <MX_I2C1_Init+0x54>)
 800146c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001470:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <MX_I2C1_Init+0x58>)
 8001472:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001482:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001486:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800148e:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001494:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_I2C1_Init+0x50>)
 80014a2:	f000 fdbf 	bl	8002024 <HAL_I2C_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014ac:	f000 f8bc 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200001f0 	.word	0x200001f0
 80014b8:	40005400 	.word	0x40005400
 80014bc:	000186a0 	.word	0x000186a0

080014c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014c6:	4a12      	ldr	r2, [pc, #72]	@ (8001510 <MX_USART2_UART_Init+0x50>)
 80014c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ca:	4b10      	ldr	r3, [pc, #64]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014e6:	220c      	movs	r2, #12
 80014e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <MX_USART2_UART_Init+0x4c>)
 80014f8:	f002 fb76 	bl	8003be8 <HAL_UART_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001502:	f000 f891 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000244 	.word	0x20000244
 8001510:	40004400 	.word	0x40004400

08001514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
 8001528:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a2c      	ldr	r2, [pc, #176]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001534:	f043 0304 	orr.w	r3, r3, #4
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b2a      	ldr	r3, [pc, #168]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0304 	and.w	r3, r3, #4
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b26      	ldr	r3, [pc, #152]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a25      	ldr	r2, [pc, #148]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	4b1f      	ldr	r3, [pc, #124]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a1e      	ldr	r2, [pc, #120]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b1c      	ldr	r3, [pc, #112]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a17      	ldr	r2, [pc, #92]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <MX_GPIO_Init+0xd0>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	2120      	movs	r1, #32
 800159e:	4812      	ldr	r0, [pc, #72]	@ (80015e8 <MX_GPIO_Init+0xd4>)
 80015a0:	f000 fd26 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	480c      	ldr	r0, [pc, #48]	@ (80015ec <MX_GPIO_Init+0xd8>)
 80015bc:	f000 fb84 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015c0:	2320      	movs	r3, #32
 80015c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4804      	ldr	r0, [pc, #16]	@ (80015e8 <MX_GPIO_Init+0xd4>)
 80015d8:	f000 fb76 	bl	8001cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	@ 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020800 	.word	0x40020800

080015f0 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	e009      	b.n	8001616 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	1c5a      	adds	r2, r3, #1
 8001606:	60ba      	str	r2, [r7, #8]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fdaa 	bl	8001164 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3301      	adds	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	dbf1      	blt.n	8001602 <_write+0x12>
  }
  return len;
 800161e:	687b      	ldr	r3, [r7, #4]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800162c:	b672      	cpsid	i
}
 800162e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <Error_Handler+0x8>

08001634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <HAL_MspInit+0x4c>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001642:	4a0f      	ldr	r2, [pc, #60]	@ (8001680 <HAL_MspInit+0x4c>)
 8001644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001648:	6453      	str	r3, [r2, #68]	@ 0x44
 800164a:	4b0d      	ldr	r3, [pc, #52]	@ (8001680 <HAL_MspInit+0x4c>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <HAL_MspInit+0x4c>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165e:	4a08      	ldr	r2, [pc, #32]	@ (8001680 <HAL_MspInit+0x4c>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6413      	str	r3, [r2, #64]	@ 0x40
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_MspInit+0x4c>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001672:	2007      	movs	r0, #7
 8001674:	f000 faf4 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40023800 	.word	0x40023800

08001684 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a19      	ldr	r2, [pc, #100]	@ (8001708 <HAL_I2C_MspInit+0x84>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d12c      	bne.n	8001700 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b18      	ldr	r3, [pc, #96]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a17      	ldr	r2, [pc, #92]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c8:	2312      	movs	r3, #18
 80016ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016d4:	2304      	movs	r3, #4
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	480c      	ldr	r0, [pc, #48]	@ (8001710 <HAL_I2C_MspInit+0x8c>)
 80016e0:	f000 faf2 	bl	8001cc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	4a07      	ldr	r2, [pc, #28]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f4:	4b05      	ldr	r3, [pc, #20]	@ (800170c <HAL_I2C_MspInit+0x88>)
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001700:	bf00      	nop
 8001702:	3728      	adds	r7, #40	@ 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40005400 	.word	0x40005400
 800170c:	40023800 	.word	0x40023800
 8001710:	40020400 	.word	0x40020400

08001714 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	@ 0x28
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a19      	ldr	r2, [pc, #100]	@ (8001798 <HAL_UART_MspInit+0x84>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d12b      	bne.n	800178e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <HAL_UART_MspInit+0x88>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	4a17      	ldr	r2, [pc, #92]	@ (800179c <HAL_UART_MspInit+0x88>)
 8001740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001744:	6413      	str	r3, [r2, #64]	@ 0x40
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <HAL_UART_MspInit+0x88>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	4b11      	ldr	r3, [pc, #68]	@ (800179c <HAL_UART_MspInit+0x88>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	4a10      	ldr	r2, [pc, #64]	@ (800179c <HAL_UART_MspInit+0x88>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6313      	str	r3, [r2, #48]	@ 0x30
 8001762:	4b0e      	ldr	r3, [pc, #56]	@ (800179c <HAL_UART_MspInit+0x88>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800176e:	230c      	movs	r3, #12
 8001770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177a:	2303      	movs	r3, #3
 800177c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800177e:	2307      	movs	r3, #7
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	@ (80017a0 <HAL_UART_MspInit+0x8c>)
 800178a:	f000 fa9d 	bl	8001cc8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800178e:	bf00      	nop
 8001790:	3728      	adds	r7, #40	@ 0x28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40004400 	.word	0x40004400
 800179c:	40023800 	.word	0x40023800
 80017a0:	40020000 	.word	0x40020000

080017a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <NMI_Handler+0x4>

080017ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <MemManage_Handler+0x4>

080017bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <BusFault_Handler+0x4>

080017c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <UsageFault_Handler+0x4>

080017cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017fa:	f000 f93b 	bl	8001a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}

08001802 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  return 1;
 8001806:	2301      	movs	r3, #1
}
 8001808:	4618      	mov	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <_kill>:

int _kill(int pid, int sig)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800181c:	f003 fb5a 	bl	8004ed4 <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	2216      	movs	r2, #22
 8001824:	601a      	str	r2, [r3, #0]
  return -1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_exit>:

void _exit (int status)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800183a:	f04f 31ff 	mov.w	r1, #4294967295
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff ffe7 	bl	8001812 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <_exit+0x12>

08001848 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e00a      	b.n	8001870 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800185a:	f3af 8000 	nop.w
 800185e:	4601      	mov	r1, r0
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60ba      	str	r2, [r7, #8]
 8001866:	b2ca      	uxtb	r2, r1
 8001868:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	3301      	adds	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	429a      	cmp	r2, r3
 8001876:	dbf0      	blt.n	800185a <_read+0x12>
  }

  return len;
 8001878:	687b      	ldr	r3, [r7, #4]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018aa:	605a      	str	r2, [r3, #4]
  return 0;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <_isatty>:

int _isatty(int file)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018c2:	2301      	movs	r3, #1
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f4:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <_sbrk+0x5c>)
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <_sbrk+0x60>)
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001900:	4b13      	ldr	r3, [pc, #76]	@ (8001950 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <_sbrk+0x64>)
 800190a:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <_sbrk+0x68>)
 800190c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190e:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <_sbrk+0x64>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	429a      	cmp	r2, r3
 800191a:	d207      	bcs.n	800192c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800191c:	f003 fada 	bl	8004ed4 <__errno>
 8001920:	4603      	mov	r3, r0
 8001922:	220c      	movs	r2, #12
 8001924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
 800192a:	e009      	b.n	8001940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800192c:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001932:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <_sbrk+0x64>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <_sbrk+0x64>)
 800193c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193e:	68fb      	ldr	r3, [r7, #12]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20020000 	.word	0x20020000
 800194c:	00000400 	.word	0x00000400
 8001950:	200002a4 	.word	0x200002a4
 8001954:	200003f8 	.word	0x200003f8

08001958 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <SystemInit+0x20>)
 800195e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001962:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <SystemInit+0x20>)
 8001964:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001968:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800197c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001980:	f7ff ffea 	bl	8001958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001984:	480c      	ldr	r0, [pc, #48]	@ (80019b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001986:	490d      	ldr	r1, [pc, #52]	@ (80019bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001988:	4a0d      	ldr	r2, [pc, #52]	@ (80019c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a0a      	ldr	r2, [pc, #40]	@ (80019c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800199c:	4c0a      	ldr	r4, [pc, #40]	@ (80019c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019aa:	f003 fa99 	bl	8004ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ae:	f7ff fc01 	bl	80011b4 <main>
  bx  lr    
 80019b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019bc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019c0:	0800708c 	.word	0x0800708c
  ldr r2, =_sbss
 80019c4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019c8:	200003f8 	.word	0x200003f8

080019cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <ADC_IRQHandler>
	...

080019d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a10 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a10 <HAL_Init+0x40>)
 80019da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_Init+0x40>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001a10 <HAL_Init+0x40>)
 80019e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ec:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <HAL_Init+0x40>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <HAL_Init+0x40>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f8:	2003      	movs	r0, #3
 80019fa:	f000 f931 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019fe:	2000      	movs	r0, #0
 8001a00:	f000 f808 	bl	8001a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a04:	f7ff fe16 	bl	8001634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023c00 	.word	0x40023c00

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <HAL_InitTick+0x54>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <HAL_InitTick+0x58>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f93b 	bl	8001cae <HAL_SYSTICK_Config>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e00e      	b.n	8001a60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b0f      	cmp	r3, #15
 8001a46:	d80a      	bhi.n	8001a5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a50:	f000 f911 	bl	8001c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a54:	4a06      	ldr	r2, [pc, #24]	@ (8001a70 <HAL_InitTick+0x5c>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e000      	b.n	8001a60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000008 	.word	0x20000008
 8001a70:	20000004 	.word	0x20000004

08001a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x20>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a04      	ldr	r2, [pc, #16]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a86:	6013      	str	r3, [r2, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000008 	.word	0x20000008
 8001a98:	200002a8 	.word	0x200002a8

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	200002a8 	.word	0x200002a8

08001ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001abc:	f7ff ffee 	bl	8001a9c <HAL_GetTick>
 8001ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001acc:	d005      	beq.n	8001ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_Delay+0x44>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ada:	bf00      	nop
 8001adc:	f7ff ffde 	bl	8001a9c <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d8f7      	bhi.n	8001adc <HAL_Delay+0x28>
  {
  }
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000008 	.word	0x20000008

08001afc <__NVIC_SetPriorityGrouping>:
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b40 <__NVIC_SetPriorityGrouping+0x44>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b2e:	4a04      	ldr	r2, [pc, #16]	@ (8001b40 <__NVIC_SetPriorityGrouping+0x44>)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	60d3      	str	r3, [r2, #12]
}
 8001b34:	bf00      	nop
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <__NVIC_GetPriorityGrouping>:
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b48:	4b04      	ldr	r3, [pc, #16]	@ (8001b5c <__NVIC_GetPriorityGrouping+0x18>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	f003 0307 	and.w	r3, r3, #7
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <__NVIC_SetPriority>:
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	@ (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	@ (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <SysTick_Config>:
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c2c:	d301      	bcc.n	8001c32 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e00f      	b.n	8001c52 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <SysTick_Config+0x40>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3a:	210f      	movs	r1, #15
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	f7ff ff8e 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <SysTick_Config+0x40>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4a:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <SysTick_Config+0x40>)
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	e000e010 	.word	0xe000e010

08001c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ff47 	bl	8001afc <__NVIC_SetPriorityGrouping>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b086      	sub	sp, #24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c88:	f7ff ff5c 	bl	8001b44 <__NVIC_GetPriorityGrouping>
 8001c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f7ff ff8e 	bl	8001bb4 <NVIC_EncodePriority>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff5d 	bl	8001b60 <__NVIC_SetPriority>
}
 8001ca6:	bf00      	nop
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ffb0 	bl	8001c1c <SysTick_Config>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	e165      	b.n	8001fb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f040 8154 	bne.w	8001faa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d005      	beq.n	8001d1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d130      	bne.n	8001d7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	69b9      	ldr	r1, [r7, #24]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80ae 	beq.w	8001faa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b5d      	ldr	r3, [pc, #372]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a5c      	ldr	r2, [pc, #368]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6a:	4a58      	ldr	r2, [pc, #352]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd0 <HAL_GPIO_Init+0x308>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d025      	beq.n	8001ee2 <HAL_GPIO_Init+0x21a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd4 <HAL_GPIO_Init+0x30c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d01f      	beq.n	8001ede <HAL_GPIO_Init+0x216>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4d      	ldr	r2, [pc, #308]	@ (8001fd8 <HAL_GPIO_Init+0x310>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d019      	beq.n	8001eda <HAL_GPIO_Init+0x212>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4c      	ldr	r2, [pc, #304]	@ (8001fdc <HAL_GPIO_Init+0x314>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d013      	beq.n	8001ed6 <HAL_GPIO_Init+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe0 <HAL_GPIO_Init+0x318>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d00d      	beq.n	8001ed2 <HAL_GPIO_Init+0x20a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe4 <HAL_GPIO_Init+0x31c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d007      	beq.n	8001ece <HAL_GPIO_Init+0x206>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a49      	ldr	r2, [pc, #292]	@ (8001fe8 <HAL_GPIO_Init+0x320>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d101      	bne.n	8001eca <HAL_GPIO_Init+0x202>
 8001ec6:	2306      	movs	r3, #6
 8001ec8:	e00c      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001eca:	2307      	movs	r3, #7
 8001ecc:	e00a      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ece:	2305      	movs	r3, #5
 8001ed0:	e008      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	e006      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e004      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e002      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	69fa      	ldr	r2, [r7, #28]
 8001ee6:	f002 0203 	and.w	r2, r2, #3
 8001eea:	0092      	lsls	r2, r2, #2
 8001eec:	4093      	lsls	r3, r2
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ef4:	4935      	ldr	r1, [pc, #212]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	089b      	lsrs	r3, r3, #2
 8001efa:	3302      	adds	r3, #2
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f02:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f26:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f50:	4a26      	ldr	r2, [pc, #152]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f56:	4b25      	ldr	r3, [pc, #148]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fa4:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3301      	adds	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	2b0f      	cmp	r3, #15
 8001fb4:	f67f ae96 	bls.w	8001ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3724      	adds	r7, #36	@ 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40013800 	.word	0x40013800
 8001fd0:	40020000 	.word	0x40020000
 8001fd4:	40020400 	.word	0x40020400
 8001fd8:	40020800 	.word	0x40020800
 8001fdc:	40020c00 	.word	0x40020c00
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40021400 	.word	0x40021400
 8001fe8:	40021800 	.word	0x40021800
 8001fec:	40013c00 	.word	0x40013c00

08001ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002000:	787b      	ldrb	r3, [r7, #1]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002006:	887a      	ldrh	r2, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800200c:	e003      	b.n	8002016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	041a      	lsls	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	619a      	str	r2, [r3, #24]
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e12b      	b.n	800228e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff fb1a 	bl	8001684 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2224      	movs	r2, #36	@ 0x24
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0201 	bic.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002076:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002086:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002088:	f001 f8b8 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 800208c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4a81      	ldr	r2, [pc, #516]	@ (8002298 <HAL_I2C_Init+0x274>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d807      	bhi.n	80020a8 <HAL_I2C_Init+0x84>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4a80      	ldr	r2, [pc, #512]	@ (800229c <HAL_I2C_Init+0x278>)
 800209c:	4293      	cmp	r3, r2
 800209e:	bf94      	ite	ls
 80020a0:	2301      	movls	r3, #1
 80020a2:	2300      	movhi	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	e006      	b.n	80020b6 <HAL_I2C_Init+0x92>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4a7d      	ldr	r2, [pc, #500]	@ (80022a0 <HAL_I2C_Init+0x27c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	bf94      	ite	ls
 80020b0:	2301      	movls	r3, #1
 80020b2:	2300      	movhi	r3, #0
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0e7      	b.n	800228e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4a78      	ldr	r2, [pc, #480]	@ (80022a4 <HAL_I2C_Init+0x280>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	0c9b      	lsrs	r3, r3, #18
 80020c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002298 <HAL_I2C_Init+0x274>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d802      	bhi.n	80020f8 <HAL_I2C_Init+0xd4>
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	3301      	adds	r3, #1
 80020f6:	e009      	b.n	800210c <HAL_I2C_Init+0xe8>
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	4a69      	ldr	r2, [pc, #420]	@ (80022a8 <HAL_I2C_Init+0x284>)
 8002104:	fba2 2303 	umull	r2, r3, r2, r3
 8002108:	099b      	lsrs	r3, r3, #6
 800210a:	3301      	adds	r3, #1
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6812      	ldr	r2, [r2, #0]
 8002110:	430b      	orrs	r3, r1
 8002112:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800211e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	495c      	ldr	r1, [pc, #368]	@ (8002298 <HAL_I2C_Init+0x274>)
 8002128:	428b      	cmp	r3, r1
 800212a:	d819      	bhi.n	8002160 <HAL_I2C_Init+0x13c>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	1e59      	subs	r1, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	fbb1 f3f3 	udiv	r3, r1, r3
 800213a:	1c59      	adds	r1, r3, #1
 800213c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002140:	400b      	ands	r3, r1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00a      	beq.n	800215c <HAL_I2C_Init+0x138>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	1e59      	subs	r1, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	fbb1 f3f3 	udiv	r3, r1, r3
 8002154:	3301      	adds	r3, #1
 8002156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800215a:	e051      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 800215c:	2304      	movs	r3, #4
 800215e:	e04f      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d111      	bne.n	800218c <HAL_I2C_Init+0x168>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1e58      	subs	r0, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6859      	ldr	r1, [r3, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	440b      	add	r3, r1
 8002176:	fbb0 f3f3 	udiv	r3, r0, r3
 800217a:	3301      	adds	r3, #1
 800217c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf0c      	ite	eq
 8002184:	2301      	moveq	r3, #1
 8002186:	2300      	movne	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	e012      	b.n	80021b2 <HAL_I2C_Init+0x18e>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1e58      	subs	r0, r3, #1
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6859      	ldr	r1, [r3, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	0099      	lsls	r1, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a2:	3301      	adds	r3, #1
 80021a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_I2C_Init+0x196>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e022      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10e      	bne.n	80021e0 <HAL_I2C_Init+0x1bc>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e58      	subs	r0, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6859      	ldr	r1, [r3, #4]
 80021ca:	460b      	mov	r3, r1
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	440b      	add	r3, r1
 80021d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021de:	e00f      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e58      	subs	r0, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	0099      	lsls	r1, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	6809      	ldr	r1, [r1, #0]
 8002204:	4313      	orrs	r3, r2
 8002206:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69da      	ldr	r2, [r3, #28]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800222e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6911      	ldr	r1, [r2, #16]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	68d2      	ldr	r2, [r2, #12]
 800223a:	4311      	orrs	r1, r2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	430b      	orrs	r3, r1
 8002242:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	695a      	ldr	r2, [r3, #20]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0201 	orr.w	r2, r2, #1
 800226e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2220      	movs	r2, #32
 800227a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	000186a0 	.word	0x000186a0
 800229c:	001e847f 	.word	0x001e847f
 80022a0:	003d08ff 	.word	0x003d08ff
 80022a4:	431bde83 	.word	0x431bde83
 80022a8:	10624dd3 	.word	0x10624dd3

080022ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	607a      	str	r2, [r7, #4]
 80022b6:	461a      	mov	r2, r3
 80022b8:	460b      	mov	r3, r1
 80022ba:	817b      	strh	r3, [r7, #10]
 80022bc:	4613      	mov	r3, r2
 80022be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022c0:	f7ff fbec 	bl	8001a9c <HAL_GetTick>
 80022c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	f040 80e0 	bne.w	8002494 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2319      	movs	r3, #25
 80022da:	2201      	movs	r2, #1
 80022dc:	4970      	ldr	r1, [pc, #448]	@ (80024a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 fc64 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022ea:	2302      	movs	r3, #2
 80022ec:	e0d3      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_I2C_Master_Transmit+0x50>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e0cc      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b01      	cmp	r3, #1
 8002310:	d007      	beq.n	8002322 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 0201 	orr.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002330:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2221      	movs	r2, #33	@ 0x21
 8002336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2210      	movs	r2, #16
 800233e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2200      	movs	r2, #0
 8002346:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	893a      	ldrh	r2, [r7, #8]
 8002352:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4a50      	ldr	r2, [pc, #320]	@ (80024a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002362:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002364:	8979      	ldrh	r1, [r7, #10]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	6a3a      	ldr	r2, [r7, #32]
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 face 	bl	800290c <I2C_MasterRequestWrite>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e08d      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002390:	e066      	b.n	8002460 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	6a39      	ldr	r1, [r7, #32]
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 fd22 	bl	8002de0 <I2C_WaitOnTXEFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00d      	beq.n	80023be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d107      	bne.n	80023ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e06b      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c2:	781a      	ldrb	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d8:	b29b      	uxth	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b04      	cmp	r3, #4
 80023fa:	d11b      	bne.n	8002434 <HAL_I2C_Master_Transmit+0x188>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002400:	2b00      	cmp	r3, #0
 8002402:	d017      	beq.n	8002434 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002408:	781a      	ldrb	r2, [r3, #0]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800241e:	b29b      	uxth	r3, r3
 8002420:	3b01      	subs	r3, #1
 8002422:	b29a      	uxth	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	6a39      	ldr	r1, [r7, #32]
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 fd19 	bl	8002e70 <I2C_WaitOnBTFFlagUntilTimeout>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00d      	beq.n	8002460 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	2b04      	cmp	r3, #4
 800244a:	d107      	bne.n	800245c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800245a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e01a      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002464:	2b00      	cmp	r3, #0
 8002466:	d194      	bne.n	8002392 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002476:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	e000      	b.n	8002496 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002494:	2302      	movs	r3, #2
  }
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	00100002 	.word	0x00100002
 80024a4:	ffff0000 	.word	0xffff0000

080024a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	461a      	mov	r2, r3
 80024b4:	460b      	mov	r3, r1
 80024b6:	817b      	strh	r3, [r7, #10]
 80024b8:	4613      	mov	r3, r2
 80024ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024bc:	f7ff faee 	bl	8001a9c <HAL_GetTick>
 80024c0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b20      	cmp	r3, #32
 80024cc:	f040 8217 	bne.w	80028fe <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	2319      	movs	r3, #25
 80024d6:	2201      	movs	r2, #1
 80024d8:	497c      	ldr	r1, [pc, #496]	@ (80026cc <HAL_I2C_Master_Receive+0x224>)
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 fb66 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
 80024e8:	e20a      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d101      	bne.n	80024f8 <HAL_I2C_Master_Receive+0x50>
 80024f4:	2302      	movs	r3, #2
 80024f6:	e203      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b01      	cmp	r3, #1
 800250c:	d007      	beq.n	800251e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f042 0201 	orr.w	r2, r2, #1
 800251c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800252c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2222      	movs	r2, #34	@ 0x22
 8002532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2210      	movs	r2, #16
 800253a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	893a      	ldrh	r2, [r7, #8]
 800254e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002554:	b29a      	uxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4a5c      	ldr	r2, [pc, #368]	@ (80026d0 <HAL_I2C_Master_Receive+0x228>)
 800255e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002560:	8979      	ldrh	r1, [r7, #10]
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fa52 	bl	8002a10 <I2C_MasterRequestRead>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e1c4      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257a:	2b00      	cmp	r3, #0
 800257c:	d113      	bne.n	80025a6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800257e:	2300      	movs	r3, #0
 8002580:	623b      	str	r3, [r7, #32]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	623b      	str	r3, [r7, #32]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	623b      	str	r3, [r7, #32]
 8002592:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	e198      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d11b      	bne.n	80025e6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	61fb      	str	r3, [r7, #28]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	e178      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d11b      	bne.n	8002626 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800260c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800260e:	2300      	movs	r3, #0
 8002610:	61bb      	str	r3, [r7, #24]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	61bb      	str	r3, [r7, #24]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	e158      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002634:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800264c:	e144      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002652:	2b03      	cmp	r3, #3
 8002654:	f200 80f1 	bhi.w	800283a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265c:	2b01      	cmp	r3, #1
 800265e:	d123      	bne.n	80026a8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002662:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 fc4b 	bl	8002f00 <I2C_WaitOnRXNEFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e145      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	691a      	ldr	r2, [r3, #16]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	1c5a      	adds	r2, r3, #1
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800269c:	b29b      	uxth	r3, r3
 800269e:	3b01      	subs	r3, #1
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026a6:	e117      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d14e      	bne.n	800274e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b6:	2200      	movs	r2, #0
 80026b8:	4906      	ldr	r1, [pc, #24]	@ (80026d4 <HAL_I2C_Master_Receive+0x22c>)
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 fa76 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d008      	beq.n	80026d8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e11a      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
 80026ca:	bf00      	nop
 80026cc:	00100002 	.word	0x00100002
 80026d0:	ffff0000 	.word	0xffff0000
 80026d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fa:	1c5a      	adds	r2, r3, #1
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002704:	3b01      	subs	r3, #1
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002710:	b29b      	uxth	r3, r3
 8002712:	3b01      	subs	r3, #1
 8002714:	b29a      	uxth	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	691a      	ldr	r2, [r3, #16]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002742:	b29b      	uxth	r3, r3
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800274c:	e0c4      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002754:	2200      	movs	r2, #0
 8002756:	496c      	ldr	r1, [pc, #432]	@ (8002908 <HAL_I2C_Master_Receive+0x460>)
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fa27 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0cb      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002776:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b0:	2200      	movs	r2, #0
 80027b2:	4955      	ldr	r1, [pc, #340]	@ (8002908 <HAL_I2C_Master_Receive+0x460>)
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 f9f9 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e09d      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	691a      	ldr	r2, [r3, #16]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	1c5a      	adds	r2, r3, #1
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f0:	3b01      	subs	r3, #1
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282e:	b29b      	uxth	r3, r3
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002838:	e04e      	b.n	80028d8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800283a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800283c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 fb5e 	bl	8002f00 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e058      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002860:	1c5a      	adds	r2, r3, #1
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800286a:	3b01      	subs	r3, #1
 800286c:	b29a      	uxth	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002876:	b29b      	uxth	r3, r3
 8002878:	3b01      	subs	r3, #1
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	2b04      	cmp	r3, #4
 800288c:	d124      	bne.n	80028d8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002892:	2b03      	cmp	r3, #3
 8002894:	d107      	bne.n	80028a6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028a4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	1c5a      	adds	r2, r3, #1
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c2:	3b01      	subs	r3, #1
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f47f aeb6 	bne.w	800264e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
  }
}
 8002900:	4618      	mov	r0, r3
 8002902:	3728      	adds	r7, #40	@ 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	00010004 	.word	0x00010004

0800290c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af02      	add	r7, sp, #8
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	607a      	str	r2, [r7, #4]
 8002916:	603b      	str	r3, [r7, #0]
 8002918:	460b      	mov	r3, r1
 800291a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002920:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b08      	cmp	r3, #8
 8002926:	d006      	beq.n	8002936 <I2C_MasterRequestWrite+0x2a>
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d003      	beq.n	8002936 <I2C_MasterRequestWrite+0x2a>
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002934:	d108      	bne.n	8002948 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e00b      	b.n	8002960 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	2b12      	cmp	r3, #18
 800294e:	d107      	bne.n	8002960 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800295e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f91d 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00d      	beq.n	8002994 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002986:	d103      	bne.n	8002990 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800298e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e035      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800299c:	d108      	bne.n	80029b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800299e:	897b      	ldrh	r3, [r7, #10]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80029ac:	611a      	str	r2, [r3, #16]
 80029ae:	e01b      	b.n	80029e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029b0:	897b      	ldrh	r3, [r7, #10]
 80029b2:	11db      	asrs	r3, r3, #7
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f003 0306 	and.w	r3, r3, #6
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	f063 030f 	orn	r3, r3, #15
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	490e      	ldr	r1, [pc, #56]	@ (8002a08 <I2C_MasterRequestWrite+0xfc>)
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f966 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e010      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029de:	897b      	ldrh	r3, [r7, #10]
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	4907      	ldr	r1, [pc, #28]	@ (8002a0c <I2C_MasterRequestWrite+0x100>)
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f956 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	00010008 	.word	0x00010008
 8002a0c:	00010002 	.word	0x00010002

08002a10 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a34:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d006      	beq.n	8002a4a <I2C_MasterRequestRead+0x3a>
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d003      	beq.n	8002a4a <I2C_MasterRequestRead+0x3a>
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a48:	d108      	bne.n	8002a5c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	e00b      	b.n	8002a74 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	2b11      	cmp	r3, #17
 8002a62:	d107      	bne.n	8002a74 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f893 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00d      	beq.n	8002aa8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a9a:	d103      	bne.n	8002aa4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002aa2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e079      	b.n	8002b9c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ab0:	d108      	bne.n	8002ac4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ab2:	897b      	ldrh	r3, [r7, #10]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	611a      	str	r2, [r3, #16]
 8002ac2:	e05f      	b.n	8002b84 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ac4:	897b      	ldrh	r3, [r7, #10]
 8002ac6:	11db      	asrs	r3, r3, #7
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	f003 0306 	and.w	r3, r3, #6
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f063 030f 	orn	r3, r3, #15
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	4930      	ldr	r1, [pc, #192]	@ (8002ba4 <I2C_MasterRequestRead+0x194>)
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 f8dc 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e054      	b.n	8002b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002af2:	897b      	ldrh	r3, [r7, #10]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	4929      	ldr	r1, [pc, #164]	@ (8002ba8 <I2C_MasterRequestRead+0x198>)
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f8cc 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e044      	b.n	8002b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b12:	2300      	movs	r3, #0
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b36:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f831 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00d      	beq.n	8002b6c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b5e:	d103      	bne.n	8002b68 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b66:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e017      	b.n	8002b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002b6c:	897b      	ldrh	r3, [r7, #10]
 8002b6e:	11db      	asrs	r3, r3, #7
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f003 0306 	and.w	r3, r3, #6
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	f063 030e 	orn	r3, r3, #14
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	4907      	ldr	r1, [pc, #28]	@ (8002ba8 <I2C_MasterRequestRead+0x198>)
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f888 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	00010008 	.word	0x00010008
 8002ba8:	00010002 	.word	0x00010002

08002bac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	603b      	str	r3, [r7, #0]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bbc:	e048      	b.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d044      	beq.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc6:	f7fe ff69 	bl	8001a9c <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d302      	bcc.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d139      	bne.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	0c1b      	lsrs	r3, r3, #16
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d10d      	bne.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	43da      	mvns	r2, r3
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf0c      	ite	eq
 8002bf8:	2301      	moveq	r3, #1
 8002bfa:	2300      	movne	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	461a      	mov	r2, r3
 8002c00:	e00c      	b.n	8002c1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	43da      	mvns	r2, r3
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	bf0c      	ite	eq
 8002c14:	2301      	moveq	r3, #1
 8002c16:	2300      	movne	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d116      	bne.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	f043 0220 	orr.w	r2, r3, #32
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e023      	b.n	8002c98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	0c1b      	lsrs	r3, r3, #16
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d10d      	bne.n	8002c76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	43da      	mvns	r2, r3
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	4013      	ands	r3, r2
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	e00c      	b.n	8002c90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	43da      	mvns	r2, r3
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	4013      	ands	r3, r2
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf0c      	ite	eq
 8002c88:	2301      	moveq	r3, #1
 8002c8a:	2300      	movne	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d093      	beq.n	8002bbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cae:	e071      	b.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d123      	bne.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	f043 0204 	orr.w	r2, r3, #4
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e067      	b.n	8002dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0e:	d041      	beq.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d10:	f7fe fec4 	bl	8001a9c <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d302      	bcc.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d136      	bne.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d10c      	bne.n	8002d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	43da      	mvns	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	bf14      	ite	ne
 8002d42:	2301      	movne	r3, #1
 8002d44:	2300      	moveq	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	e00b      	b.n	8002d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	43da      	mvns	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4013      	ands	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	bf14      	ite	ne
 8002d5c:	2301      	movne	r3, #1
 8002d5e:	2300      	moveq	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d016      	beq.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d80:	f043 0220 	orr.w	r2, r3, #32
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e021      	b.n	8002dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	0c1b      	lsrs	r3, r3, #16
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10c      	bne.n	8002db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	43da      	mvns	r2, r3
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	4013      	ands	r3, r2
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	bf14      	ite	ne
 8002db0:	2301      	movne	r3, #1
 8002db2:	2300      	moveq	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	e00b      	b.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	bf14      	ite	ne
 8002dca:	2301      	movne	r3, #1
 8002dcc:	2300      	moveq	r3, #0
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f47f af6d 	bne.w	8002cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dec:	e034      	b.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f8e3 	bl	8002fba <I2C_IsAcknowledgeFailed>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e034      	b.n	8002e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e04:	d028      	beq.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e06:	f7fe fe49 	bl	8001a9c <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d302      	bcc.n	8002e1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d11d      	bne.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e26:	2b80      	cmp	r3, #128	@ 0x80
 8002e28:	d016      	beq.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e007      	b.n	8002e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e62:	2b80      	cmp	r3, #128	@ 0x80
 8002e64:	d1c3      	bne.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e7c:	e034      	b.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f89b 	bl	8002fba <I2C_IsAcknowledgeFailed>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e034      	b.n	8002ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e94:	d028      	beq.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e96:	f7fe fe01 	bl	8001a9c <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d302      	bcc.n	8002eac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d11d      	bne.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d016      	beq.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	f043 0220 	orr.w	r2, r3, #32
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e007      	b.n	8002ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d1c3      	bne.n	8002e7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f0c:	e049      	b.n	8002fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f003 0310 	and.w	r3, r3, #16
 8002f18:	2b10      	cmp	r3, #16
 8002f1a:	d119      	bne.n	8002f50 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f06f 0210 	mvn.w	r2, #16
 8002f24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e030      	b.n	8002fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f50:	f7fe fda4 	bl	8001a9c <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d302      	bcc.n	8002f66 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d11d      	bne.n	8002fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f70:	2b40      	cmp	r3, #64	@ 0x40
 8002f72:	d016      	beq.n	8002fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e007      	b.n	8002fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fac:	2b40      	cmp	r3, #64	@ 0x40
 8002fae:	d1ae      	bne.n	8002f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b083      	sub	sp, #12
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fd0:	d11b      	bne.n	800300a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fda:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	f043 0204 	orr.w	r2, r3, #4
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e0cc      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800302c:	4b68      	ldr	r3, [pc, #416]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 030f 	and.w	r3, r3, #15
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d90c      	bls.n	8003054 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303a:	4b65      	ldr	r3, [pc, #404]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 800303c:	683a      	ldr	r2, [r7, #0]
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003042:	4b63      	ldr	r3, [pc, #396]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 030f 	and.w	r3, r3, #15
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d001      	beq.n	8003054 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0b8      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d020      	beq.n	80030a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800306c:	4b59      	ldr	r3, [pc, #356]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	4a58      	ldr	r2, [pc, #352]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003076:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d005      	beq.n	8003090 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003084:	4b53      	ldr	r3, [pc, #332]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	4a52      	ldr	r2, [pc, #328]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800308e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003090:	4b50      	ldr	r3, [pc, #320]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	494d      	ldr	r1, [pc, #308]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d044      	beq.n	8003138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d107      	bne.n	80030c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b6:	4b47      	ldr	r3, [pc, #284]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d119      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e07f      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d003      	beq.n	80030d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d107      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d6:	4b3f      	ldr	r3, [pc, #252]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d109      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e06f      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e6:	4b3b      	ldr	r3, [pc, #236]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e067      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030f6:	4b37      	ldr	r3, [pc, #220]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f023 0203 	bic.w	r2, r3, #3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	4934      	ldr	r1, [pc, #208]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003104:	4313      	orrs	r3, r2
 8003106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003108:	f7fe fcc8 	bl	8001a9c <HAL_GetTick>
 800310c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310e:	e00a      	b.n	8003126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003110:	f7fe fcc4 	bl	8001a9c <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800311e:	4293      	cmp	r3, r2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e04f      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003126:	4b2b      	ldr	r3, [pc, #172]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 020c 	and.w	r2, r3, #12
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	429a      	cmp	r2, r3
 8003136:	d1eb      	bne.n	8003110 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003138:	4b25      	ldr	r3, [pc, #148]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 030f 	and.w	r3, r3, #15
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d20c      	bcs.n	8003160 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003146:	4b22      	ldr	r3, [pc, #136]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	b2d2      	uxtb	r2, r2
 800314c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800314e:	4b20      	ldr	r3, [pc, #128]	@ (80031d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	429a      	cmp	r2, r3
 800315a:	d001      	beq.n	8003160 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e032      	b.n	80031c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	d008      	beq.n	800317e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800316c:	4b19      	ldr	r3, [pc, #100]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	4916      	ldr	r1, [pc, #88]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800317a:	4313      	orrs	r3, r2
 800317c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	2b00      	cmp	r3, #0
 8003188:	d009      	beq.n	800319e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800318a:	4b12      	ldr	r3, [pc, #72]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	490e      	ldr	r1, [pc, #56]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800319e:	f000 f855 	bl	800324c <HAL_RCC_GetSysClockFreq>
 80031a2:	4602      	mov	r2, r0
 80031a4:	4b0b      	ldr	r3, [pc, #44]	@ (80031d4 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	091b      	lsrs	r3, r3, #4
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	490a      	ldr	r1, [pc, #40]	@ (80031d8 <HAL_RCC_ClockConfig+0x1c0>)
 80031b0:	5ccb      	ldrb	r3, [r1, r3]
 80031b2:	fa22 f303 	lsr.w	r3, r2, r3
 80031b6:	4a09      	ldr	r2, [pc, #36]	@ (80031dc <HAL_RCC_ClockConfig+0x1c4>)
 80031b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <HAL_RCC_ClockConfig+0x1c8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe fc28 	bl	8001a14 <HAL_InitTick>

  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40023c00 	.word	0x40023c00
 80031d4:	40023800 	.word	0x40023800
 80031d8:	08006cec 	.word	0x08006cec
 80031dc:	20000000 	.word	0x20000000
 80031e0:	20000004 	.word	0x20000004

080031e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031e8:	4b03      	ldr	r3, [pc, #12]	@ (80031f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	20000000 	.word	0x20000000

080031fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003200:	f7ff fff0 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 8003204:	4602      	mov	r2, r0
 8003206:	4b05      	ldr	r3, [pc, #20]	@ (800321c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	0a9b      	lsrs	r3, r3, #10
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	4903      	ldr	r1, [pc, #12]	@ (8003220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003212:	5ccb      	ldrb	r3, [r1, r3]
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003218:	4618      	mov	r0, r3
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40023800 	.word	0x40023800
 8003220:	08006cfc 	.word	0x08006cfc

08003224 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003228:	f7ff ffdc 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 800322c:	4602      	mov	r2, r0
 800322e:	4b05      	ldr	r3, [pc, #20]	@ (8003244 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	0b5b      	lsrs	r3, r3, #13
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	4903      	ldr	r1, [pc, #12]	@ (8003248 <HAL_RCC_GetPCLK2Freq+0x24>)
 800323a:	5ccb      	ldrb	r3, [r1, r3]
 800323c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003240:	4618      	mov	r0, r3
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40023800 	.word	0x40023800
 8003248:	08006cfc 	.word	0x08006cfc

0800324c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800324c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003250:	b0ae      	sub	sp, #184	@ 0xb8
 8003252:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800325a:	2300      	movs	r3, #0
 800325c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003260:	2300      	movs	r3, #0
 8003262:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003272:	4bcb      	ldr	r3, [pc, #812]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b0c      	cmp	r3, #12
 800327c:	f200 8206 	bhi.w	800368c <HAL_RCC_GetSysClockFreq+0x440>
 8003280:	a201      	add	r2, pc, #4	@ (adr r2, 8003288 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003286:	bf00      	nop
 8003288:	080032bd 	.word	0x080032bd
 800328c:	0800368d 	.word	0x0800368d
 8003290:	0800368d 	.word	0x0800368d
 8003294:	0800368d 	.word	0x0800368d
 8003298:	080032c5 	.word	0x080032c5
 800329c:	0800368d 	.word	0x0800368d
 80032a0:	0800368d 	.word	0x0800368d
 80032a4:	0800368d 	.word	0x0800368d
 80032a8:	080032cd 	.word	0x080032cd
 80032ac:	0800368d 	.word	0x0800368d
 80032b0:	0800368d 	.word	0x0800368d
 80032b4:	0800368d 	.word	0x0800368d
 80032b8:	080034bd 	.word	0x080034bd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032bc:	4bb9      	ldr	r3, [pc, #740]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x358>)
 80032be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032c2:	e1e7      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032c4:	4bb8      	ldr	r3, [pc, #736]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80032c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032ca:	e1e3      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032cc:	4bb4      	ldr	r3, [pc, #720]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032d8:	4bb1      	ldr	r3, [pc, #708]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d071      	beq.n	80033c8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032e4:	4bae      	ldr	r3, [pc, #696]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	099b      	lsrs	r3, r3, #6
 80032ea:	2200      	movs	r2, #0
 80032ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032f0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80032f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003300:	2300      	movs	r3, #0
 8003302:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800330a:	4622      	mov	r2, r4
 800330c:	462b      	mov	r3, r5
 800330e:	f04f 0000 	mov.w	r0, #0
 8003312:	f04f 0100 	mov.w	r1, #0
 8003316:	0159      	lsls	r1, r3, #5
 8003318:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800331c:	0150      	lsls	r0, r2, #5
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	4621      	mov	r1, r4
 8003324:	1a51      	subs	r1, r2, r1
 8003326:	6439      	str	r1, [r7, #64]	@ 0x40
 8003328:	4629      	mov	r1, r5
 800332a:	eb63 0301 	sbc.w	r3, r3, r1
 800332e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800333c:	4649      	mov	r1, r9
 800333e:	018b      	lsls	r3, r1, #6
 8003340:	4641      	mov	r1, r8
 8003342:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003346:	4641      	mov	r1, r8
 8003348:	018a      	lsls	r2, r1, #6
 800334a:	4641      	mov	r1, r8
 800334c:	1a51      	subs	r1, r2, r1
 800334e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003350:	4649      	mov	r1, r9
 8003352:	eb63 0301 	sbc.w	r3, r3, r1
 8003356:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	f04f 0300 	mov.w	r3, #0
 8003360:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003364:	4649      	mov	r1, r9
 8003366:	00cb      	lsls	r3, r1, #3
 8003368:	4641      	mov	r1, r8
 800336a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800336e:	4641      	mov	r1, r8
 8003370:	00ca      	lsls	r2, r1, #3
 8003372:	4610      	mov	r0, r2
 8003374:	4619      	mov	r1, r3
 8003376:	4603      	mov	r3, r0
 8003378:	4622      	mov	r2, r4
 800337a:	189b      	adds	r3, r3, r2
 800337c:	633b      	str	r3, [r7, #48]	@ 0x30
 800337e:	462b      	mov	r3, r5
 8003380:	460a      	mov	r2, r1
 8003382:	eb42 0303 	adc.w	r3, r2, r3
 8003386:	637b      	str	r3, [r7, #52]	@ 0x34
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003394:	4629      	mov	r1, r5
 8003396:	024b      	lsls	r3, r1, #9
 8003398:	4621      	mov	r1, r4
 800339a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800339e:	4621      	mov	r1, r4
 80033a0:	024a      	lsls	r2, r1, #9
 80033a2:	4610      	mov	r0, r2
 80033a4:	4619      	mov	r1, r3
 80033a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033aa:	2200      	movs	r2, #0
 80033ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033b4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80033b8:	f7fd fc16 	bl	8000be8 <__aeabi_uldivmod>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4613      	mov	r3, r2
 80033c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033c6:	e067      	b.n	8003498 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c8:	4b75      	ldr	r3, [pc, #468]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	099b      	lsrs	r3, r3, #6
 80033ce:	2200      	movs	r2, #0
 80033d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033d4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80033d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033e2:	2300      	movs	r3, #0
 80033e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80033ea:	4622      	mov	r2, r4
 80033ec:	462b      	mov	r3, r5
 80033ee:	f04f 0000 	mov.w	r0, #0
 80033f2:	f04f 0100 	mov.w	r1, #0
 80033f6:	0159      	lsls	r1, r3, #5
 80033f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033fc:	0150      	lsls	r0, r2, #5
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4621      	mov	r1, r4
 8003404:	1a51      	subs	r1, r2, r1
 8003406:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003408:	4629      	mov	r1, r5
 800340a:	eb63 0301 	sbc.w	r3, r3, r1
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	f04f 0300 	mov.w	r3, #0
 8003418:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800341c:	4649      	mov	r1, r9
 800341e:	018b      	lsls	r3, r1, #6
 8003420:	4641      	mov	r1, r8
 8003422:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003426:	4641      	mov	r1, r8
 8003428:	018a      	lsls	r2, r1, #6
 800342a:	4641      	mov	r1, r8
 800342c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003430:	4649      	mov	r1, r9
 8003432:	eb63 0b01 	sbc.w	fp, r3, r1
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	f04f 0300 	mov.w	r3, #0
 800343e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003442:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003446:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800344a:	4692      	mov	sl, r2
 800344c:	469b      	mov	fp, r3
 800344e:	4623      	mov	r3, r4
 8003450:	eb1a 0303 	adds.w	r3, sl, r3
 8003454:	623b      	str	r3, [r7, #32]
 8003456:	462b      	mov	r3, r5
 8003458:	eb4b 0303 	adc.w	r3, fp, r3
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
 800345e:	f04f 0200 	mov.w	r2, #0
 8003462:	f04f 0300 	mov.w	r3, #0
 8003466:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800346a:	4629      	mov	r1, r5
 800346c:	028b      	lsls	r3, r1, #10
 800346e:	4621      	mov	r1, r4
 8003470:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003474:	4621      	mov	r1, r4
 8003476:	028a      	lsls	r2, r1, #10
 8003478:	4610      	mov	r0, r2
 800347a:	4619      	mov	r1, r3
 800347c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003480:	2200      	movs	r2, #0
 8003482:	673b      	str	r3, [r7, #112]	@ 0x70
 8003484:	677a      	str	r2, [r7, #116]	@ 0x74
 8003486:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800348a:	f7fd fbad 	bl	8000be8 <__aeabi_uldivmod>
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	4613      	mov	r3, r2
 8003494:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003498:	4b41      	ldr	r3, [pc, #260]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	0c1b      	lsrs	r3, r3, #16
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	3301      	adds	r3, #1
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80034aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034ba:	e0eb      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034bc:	4b38      	ldr	r3, [pc, #224]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034c8:	4b35      	ldr	r3, [pc, #212]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d06b      	beq.n	80035ac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034d4:	4b32      	ldr	r3, [pc, #200]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	099b      	lsrs	r3, r3, #6
 80034da:	2200      	movs	r2, #0
 80034dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80034e8:	2300      	movs	r3, #0
 80034ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80034ec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80034f0:	4622      	mov	r2, r4
 80034f2:	462b      	mov	r3, r5
 80034f4:	f04f 0000 	mov.w	r0, #0
 80034f8:	f04f 0100 	mov.w	r1, #0
 80034fc:	0159      	lsls	r1, r3, #5
 80034fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003502:	0150      	lsls	r0, r2, #5
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4621      	mov	r1, r4
 800350a:	1a51      	subs	r1, r2, r1
 800350c:	61b9      	str	r1, [r7, #24]
 800350e:	4629      	mov	r1, r5
 8003510:	eb63 0301 	sbc.w	r3, r3, r1
 8003514:	61fb      	str	r3, [r7, #28]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003522:	4659      	mov	r1, fp
 8003524:	018b      	lsls	r3, r1, #6
 8003526:	4651      	mov	r1, sl
 8003528:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800352c:	4651      	mov	r1, sl
 800352e:	018a      	lsls	r2, r1, #6
 8003530:	4651      	mov	r1, sl
 8003532:	ebb2 0801 	subs.w	r8, r2, r1
 8003536:	4659      	mov	r1, fp
 8003538:	eb63 0901 	sbc.w	r9, r3, r1
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	f04f 0300 	mov.w	r3, #0
 8003544:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003548:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800354c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003550:	4690      	mov	r8, r2
 8003552:	4699      	mov	r9, r3
 8003554:	4623      	mov	r3, r4
 8003556:	eb18 0303 	adds.w	r3, r8, r3
 800355a:	613b      	str	r3, [r7, #16]
 800355c:	462b      	mov	r3, r5
 800355e:	eb49 0303 	adc.w	r3, r9, r3
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	f04f 0300 	mov.w	r3, #0
 800356c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003570:	4629      	mov	r1, r5
 8003572:	024b      	lsls	r3, r1, #9
 8003574:	4621      	mov	r1, r4
 8003576:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800357a:	4621      	mov	r1, r4
 800357c:	024a      	lsls	r2, r1, #9
 800357e:	4610      	mov	r0, r2
 8003580:	4619      	mov	r1, r3
 8003582:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003586:	2200      	movs	r2, #0
 8003588:	65bb      	str	r3, [r7, #88]	@ 0x58
 800358a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800358c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003590:	f7fd fb2a 	bl	8000be8 <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4613      	mov	r3, r2
 800359a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800359e:	e065      	b.n	800366c <HAL_RCC_GetSysClockFreq+0x420>
 80035a0:	40023800 	.word	0x40023800
 80035a4:	00f42400 	.word	0x00f42400
 80035a8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ac:	4b3d      	ldr	r3, [pc, #244]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x458>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	099b      	lsrs	r3, r3, #6
 80035b2:	2200      	movs	r2, #0
 80035b4:	4618      	mov	r0, r3
 80035b6:	4611      	mov	r1, r2
 80035b8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80035be:	2300      	movs	r3, #0
 80035c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80035c2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80035c6:	4642      	mov	r2, r8
 80035c8:	464b      	mov	r3, r9
 80035ca:	f04f 0000 	mov.w	r0, #0
 80035ce:	f04f 0100 	mov.w	r1, #0
 80035d2:	0159      	lsls	r1, r3, #5
 80035d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d8:	0150      	lsls	r0, r2, #5
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4641      	mov	r1, r8
 80035e0:	1a51      	subs	r1, r2, r1
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	4649      	mov	r1, r9
 80035e6:	eb63 0301 	sbc.w	r3, r3, r1
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	f04f 0300 	mov.w	r3, #0
 80035f4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80035f8:	4659      	mov	r1, fp
 80035fa:	018b      	lsls	r3, r1, #6
 80035fc:	4651      	mov	r1, sl
 80035fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003602:	4651      	mov	r1, sl
 8003604:	018a      	lsls	r2, r1, #6
 8003606:	4651      	mov	r1, sl
 8003608:	1a54      	subs	r4, r2, r1
 800360a:	4659      	mov	r1, fp
 800360c:	eb63 0501 	sbc.w	r5, r3, r1
 8003610:	f04f 0200 	mov.w	r2, #0
 8003614:	f04f 0300 	mov.w	r3, #0
 8003618:	00eb      	lsls	r3, r5, #3
 800361a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800361e:	00e2      	lsls	r2, r4, #3
 8003620:	4614      	mov	r4, r2
 8003622:	461d      	mov	r5, r3
 8003624:	4643      	mov	r3, r8
 8003626:	18e3      	adds	r3, r4, r3
 8003628:	603b      	str	r3, [r7, #0]
 800362a:	464b      	mov	r3, r9
 800362c:	eb45 0303 	adc.w	r3, r5, r3
 8003630:	607b      	str	r3, [r7, #4]
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800363e:	4629      	mov	r1, r5
 8003640:	028b      	lsls	r3, r1, #10
 8003642:	4621      	mov	r1, r4
 8003644:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003648:	4621      	mov	r1, r4
 800364a:	028a      	lsls	r2, r1, #10
 800364c:	4610      	mov	r0, r2
 800364e:	4619      	mov	r1, r3
 8003650:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003654:	2200      	movs	r2, #0
 8003656:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003658:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800365a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800365e:	f7fd fac3 	bl	8000be8 <__aeabi_uldivmod>
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	4613      	mov	r3, r2
 8003668:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800366c:	4b0d      	ldr	r3, [pc, #52]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x458>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	0f1b      	lsrs	r3, r3, #28
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800367a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800367e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003682:	fbb2 f3f3 	udiv	r3, r2, r3
 8003686:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800368a:	e003      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800368c:	4b06      	ldr	r3, [pc, #24]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800368e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003692:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003694:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003698:	4618      	mov	r0, r3
 800369a:	37b8      	adds	r7, #184	@ 0xb8
 800369c:	46bd      	mov	sp, r7
 800369e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036a2:	bf00      	nop
 80036a4:	40023800 	.word	0x40023800
 80036a8:	00f42400 	.word	0x00f42400

080036ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e28d      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f000 8083 	beq.w	80037d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036cc:	4b94      	ldr	r3, [pc, #592]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 030c 	and.w	r3, r3, #12
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	d019      	beq.n	800370c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036d8:	4b91      	ldr	r3, [pc, #580]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 030c 	and.w	r3, r3, #12
        || \
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d106      	bne.n	80036f2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036e4:	4b8e      	ldr	r3, [pc, #568]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f0:	d00c      	beq.n	800370c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036fa:	2b0c      	cmp	r3, #12
 80036fc:	d112      	bne.n	8003724 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036fe:	4b88      	ldr	r3, [pc, #544]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003706:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800370a:	d10b      	bne.n	8003724 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	4b84      	ldr	r3, [pc, #528]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d05b      	beq.n	80037d0 <HAL_RCC_OscConfig+0x124>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d157      	bne.n	80037d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e25a      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800372c:	d106      	bne.n	800373c <HAL_RCC_OscConfig+0x90>
 800372e:	4b7c      	ldr	r3, [pc, #496]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a7b      	ldr	r2, [pc, #492]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xcc>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0xb4>
 8003746:	4b76      	ldr	r3, [pc, #472]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a75      	ldr	r2, [pc, #468]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b73      	ldr	r3, [pc, #460]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a72      	ldr	r2, [pc, #456]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xcc>
 8003760:	4b6f      	ldr	r3, [pc, #444]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a6e      	ldr	r2, [pc, #440]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b6c      	ldr	r3, [pc, #432]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a6b      	ldr	r2, [pc, #428]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fe f98c 	bl	8001a9c <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fe f988 	bl	8001a9c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	@ 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e21f      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b61      	ldr	r3, [pc, #388]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xdc>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a8:	f7fe f978 	bl	8001a9c <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fe f974 	bl	8001a9c <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e20b      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b57      	ldr	r3, [pc, #348]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x104>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d06f      	beq.n	80038be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037de:	4b50      	ldr	r3, [pc, #320]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d017      	beq.n	800381a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80037ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
        || \
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d105      	bne.n	8003802 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80037f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00b      	beq.n	800381a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003802:	4b47      	ldr	r3, [pc, #284]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800380a:	2b0c      	cmp	r3, #12
 800380c:	d11c      	bne.n	8003848 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800380e:	4b44      	ldr	r3, [pc, #272]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d116      	bne.n	8003848 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	4b41      	ldr	r3, [pc, #260]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <HAL_RCC_OscConfig+0x186>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d001      	beq.n	8003832 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e1d3      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003832:	4b3b      	ldr	r3, [pc, #236]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	4937      	ldr	r1, [pc, #220]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003842:	4313      	orrs	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003846:	e03a      	b.n	80038be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d020      	beq.n	8003892 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003850:	4b34      	ldr	r3, [pc, #208]	@ (8003924 <HAL_RCC_OscConfig+0x278>)
 8003852:	2201      	movs	r2, #1
 8003854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003856:	f7fe f921 	bl	8001a9c <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385c:	e008      	b.n	8003870 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800385e:	f7fe f91d 	bl	8001a9c <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b02      	cmp	r3, #2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e1b4      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	4b2b      	ldr	r3, [pc, #172]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f0      	beq.n	800385e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387c:	4b28      	ldr	r3, [pc, #160]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	4925      	ldr	r1, [pc, #148]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800388c:	4313      	orrs	r3, r2
 800388e:	600b      	str	r3, [r1, #0]
 8003890:	e015      	b.n	80038be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003892:	4b24      	ldr	r3, [pc, #144]	@ (8003924 <HAL_RCC_OscConfig+0x278>)
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003898:	f7fe f900 	bl	8001a9c <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a0:	f7fe f8fc 	bl	8001a9c <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e193      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d036      	beq.n	8003938 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d016      	beq.n	8003900 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d2:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <HAL_RCC_OscConfig+0x27c>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d8:	f7fe f8e0 	bl	8001a9c <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e0:	f7fe f8dc 	bl	8001a9c <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e173      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0f0      	beq.n	80038e0 <HAL_RCC_OscConfig+0x234>
 80038fe:	e01b      	b.n	8003938 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003900:	4b09      	ldr	r3, [pc, #36]	@ (8003928 <HAL_RCC_OscConfig+0x27c>)
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003906:	f7fe f8c9 	bl	8001a9c <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800390c:	e00e      	b.n	800392c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800390e:	f7fe f8c5 	bl	8001a9c <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d907      	bls.n	800392c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e15c      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
 8003920:	40023800 	.word	0x40023800
 8003924:	42470000 	.word	0x42470000
 8003928:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 800392e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1ea      	bne.n	800390e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 8097 	beq.w	8003a74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003946:	2300      	movs	r3, #0
 8003948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394a:	4b83      	ldr	r3, [pc, #524]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10f      	bne.n	8003976 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003964:	6413      	str	r3, [r2, #64]	@ 0x40
 8003966:	4b7c      	ldr	r3, [pc, #496]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396e:	60bb      	str	r3, [r7, #8]
 8003970:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003972:	2301      	movs	r3, #1
 8003974:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003976:	4b79      	ldr	r3, [pc, #484]	@ (8003b5c <HAL_RCC_OscConfig+0x4b0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397e:	2b00      	cmp	r3, #0
 8003980:	d118      	bne.n	80039b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003982:	4b76      	ldr	r3, [pc, #472]	@ (8003b5c <HAL_RCC_OscConfig+0x4b0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a75      	ldr	r2, [pc, #468]	@ (8003b5c <HAL_RCC_OscConfig+0x4b0>)
 8003988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800398c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398e:	f7fe f885 	bl	8001a9c <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003996:	f7fe f881 	bl	8001a9c <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e118      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a8:	4b6c      	ldr	r3, [pc, #432]	@ (8003b5c <HAL_RCC_OscConfig+0x4b0>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d106      	bne.n	80039ca <HAL_RCC_OscConfig+0x31e>
 80039bc:	4b66      	ldr	r3, [pc, #408]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c0:	4a65      	ldr	r2, [pc, #404]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039c2:	f043 0301 	orr.w	r3, r3, #1
 80039c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c8:	e01c      	b.n	8003a04 <HAL_RCC_OscConfig+0x358>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b05      	cmp	r3, #5
 80039d0:	d10c      	bne.n	80039ec <HAL_RCC_OscConfig+0x340>
 80039d2:	4b61      	ldr	r3, [pc, #388]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d6:	4a60      	ldr	r2, [pc, #384]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039d8:	f043 0304 	orr.w	r3, r3, #4
 80039dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039de:	4b5e      	ldr	r3, [pc, #376]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e2:	4a5d      	ldr	r2, [pc, #372]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ea:	e00b      	b.n	8003a04 <HAL_RCC_OscConfig+0x358>
 80039ec:	4b5a      	ldr	r3, [pc, #360]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f0:	4a59      	ldr	r2, [pc, #356]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039f2:	f023 0301 	bic.w	r3, r3, #1
 80039f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f8:	4b57      	ldr	r3, [pc, #348]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fc:	4a56      	ldr	r2, [pc, #344]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 80039fe:	f023 0304 	bic.w	r3, r3, #4
 8003a02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d015      	beq.n	8003a38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0c:	f7fe f846 	bl	8001a9c <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a14:	f7fe f842 	bl	8001a9c <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e0d7      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a2a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0ee      	beq.n	8003a14 <HAL_RCC_OscConfig+0x368>
 8003a36:	e014      	b.n	8003a62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a38:	f7fe f830 	bl	8001a9c <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3e:	e00a      	b.n	8003a56 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a40:	f7fe f82c 	bl	8001a9c <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0c1      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a56:	4b40      	ldr	r3, [pc, #256]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1ee      	bne.n	8003a40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a62:	7dfb      	ldrb	r3, [r7, #23]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d105      	bne.n	8003a74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a68:	4b3b      	ldr	r3, [pc, #236]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003a6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 80ad 	beq.w	8003bd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a7e:	4b36      	ldr	r3, [pc, #216]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d060      	beq.n	8003b4c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d145      	bne.n	8003b1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a92:	4b33      	ldr	r3, [pc, #204]	@ (8003b60 <HAL_RCC_OscConfig+0x4b4>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fe f800 	bl	8001a9c <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa0:	f7fd fffc 	bl	8001a9c <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e093      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab2:	4b29      	ldr	r3, [pc, #164]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f0      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69da      	ldr	r2, [r3, #28]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	019b      	lsls	r3, r3, #6
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad4:	085b      	lsrs	r3, r3, #1
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	041b      	lsls	r3, r3, #16
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	061b      	lsls	r3, r3, #24
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae8:	071b      	lsls	r3, r3, #28
 8003aea:	491b      	ldr	r1, [pc, #108]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003af0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b60 <HAL_RCC_OscConfig+0x4b4>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af6:	f7fd ffd1 	bl	8001a9c <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003afe:	f7fd ffcd 	bl	8001a9c <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e064      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b10:	4b11      	ldr	r3, [pc, #68]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <HAL_RCC_OscConfig+0x452>
 8003b1c:	e05c      	b.n	8003bd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b1e:	4b10      	ldr	r3, [pc, #64]	@ (8003b60 <HAL_RCC_OscConfig+0x4b4>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fd ffba 	bl	8001a9c <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2c:	f7fd ffb6 	bl	8001a9c <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e04d      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b3e:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <HAL_RCC_OscConfig+0x4ac>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x480>
 8003b4a:	e045      	b.n	8003bd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d107      	bne.n	8003b64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e040      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	40007000 	.word	0x40007000
 8003b60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b64:	4b1f      	ldr	r3, [pc, #124]	@ (8003be4 <HAL_RCC_OscConfig+0x538>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d030      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d129      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d122      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b94:	4013      	ands	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d119      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	3b01      	subs	r3, #1
 8003bae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d10f      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e000      	b.n	8003bda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40023800 	.word	0x40023800

08003be8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e042      	b.n	8003c80 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd fd80 	bl	8001714 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2224      	movs	r2, #36	@ 0x24
 8003c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f82b 	bl	8003c88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	691a      	ldr	r2, [r3, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695a      	ldr	r2, [r3, #20]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c8c:	b0c0      	sub	sp, #256	@ 0x100
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca4:	68d9      	ldr	r1, [r3, #12]
 8003ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	ea40 0301 	orr.w	r3, r0, r1
 8003cb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ce0:	f021 010c 	bic.w	r1, r1, #12
 8003ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003cee:	430b      	orrs	r3, r1
 8003cf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d02:	6999      	ldr	r1, [r3, #24]
 8003d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	ea40 0301 	orr.w	r3, r0, r1
 8003d0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	4b8f      	ldr	r3, [pc, #572]	@ (8003f54 <UART_SetConfig+0x2cc>)
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d005      	beq.n	8003d28 <UART_SetConfig+0xa0>
 8003d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	4b8d      	ldr	r3, [pc, #564]	@ (8003f58 <UART_SetConfig+0x2d0>)
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d104      	bne.n	8003d32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d28:	f7ff fa7c 	bl	8003224 <HAL_RCC_GetPCLK2Freq>
 8003d2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d30:	e003      	b.n	8003d3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d32:	f7ff fa63 	bl	80031fc <HAL_RCC_GetPCLK1Freq>
 8003d36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d44:	f040 810c 	bne.w	8003f60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d5a:	4622      	mov	r2, r4
 8003d5c:	462b      	mov	r3, r5
 8003d5e:	1891      	adds	r1, r2, r2
 8003d60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d62:	415b      	adcs	r3, r3
 8003d64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d6a:	4621      	mov	r1, r4
 8003d6c:	eb12 0801 	adds.w	r8, r2, r1
 8003d70:	4629      	mov	r1, r5
 8003d72:	eb43 0901 	adc.w	r9, r3, r1
 8003d76:	f04f 0200 	mov.w	r2, #0
 8003d7a:	f04f 0300 	mov.w	r3, #0
 8003d7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d8a:	4690      	mov	r8, r2
 8003d8c:	4699      	mov	r9, r3
 8003d8e:	4623      	mov	r3, r4
 8003d90:	eb18 0303 	adds.w	r3, r8, r3
 8003d94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d98:	462b      	mov	r3, r5
 8003d9a:	eb49 0303 	adc.w	r3, r9, r3
 8003d9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003dae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003db2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003db6:	460b      	mov	r3, r1
 8003db8:	18db      	adds	r3, r3, r3
 8003dba:	653b      	str	r3, [r7, #80]	@ 0x50
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	eb42 0303 	adc.w	r3, r2, r3
 8003dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003dc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003dcc:	f7fc ff0c 	bl	8000be8 <__aeabi_uldivmod>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4b61      	ldr	r3, [pc, #388]	@ (8003f5c <UART_SetConfig+0x2d4>)
 8003dd6:	fba3 2302 	umull	r2, r3, r3, r2
 8003dda:	095b      	lsrs	r3, r3, #5
 8003ddc:	011c      	lsls	r4, r3, #4
 8003dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003de8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003dec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003df0:	4642      	mov	r2, r8
 8003df2:	464b      	mov	r3, r9
 8003df4:	1891      	adds	r1, r2, r2
 8003df6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003df8:	415b      	adcs	r3, r3
 8003dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e00:	4641      	mov	r1, r8
 8003e02:	eb12 0a01 	adds.w	sl, r2, r1
 8003e06:	4649      	mov	r1, r9
 8003e08:	eb43 0b01 	adc.w	fp, r3, r1
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	f04f 0300 	mov.w	r3, #0
 8003e14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e20:	4692      	mov	sl, r2
 8003e22:	469b      	mov	fp, r3
 8003e24:	4643      	mov	r3, r8
 8003e26:	eb1a 0303 	adds.w	r3, sl, r3
 8003e2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e2e:	464b      	mov	r3, r9
 8003e30:	eb4b 0303 	adc.w	r3, fp, r3
 8003e34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	18db      	adds	r3, r3, r3
 8003e50:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e52:	4613      	mov	r3, r2
 8003e54:	eb42 0303 	adc.w	r3, r2, r3
 8003e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e62:	f7fc fec1 	bl	8000be8 <__aeabi_uldivmod>
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f5c <UART_SetConfig+0x2d4>)
 8003e6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	2264      	movs	r2, #100	@ 0x64
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	1acb      	subs	r3, r1, r3
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e82:	4b36      	ldr	r3, [pc, #216]	@ (8003f5c <UART_SetConfig+0x2d4>)
 8003e84:	fba3 2302 	umull	r2, r3, r3, r2
 8003e88:	095b      	lsrs	r3, r3, #5
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e90:	441c      	add	r4, r3
 8003e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e96:	2200      	movs	r2, #0
 8003e98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003ea0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ea4:	4642      	mov	r2, r8
 8003ea6:	464b      	mov	r3, r9
 8003ea8:	1891      	adds	r1, r2, r2
 8003eaa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003eac:	415b      	adcs	r3, r3
 8003eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003eb4:	4641      	mov	r1, r8
 8003eb6:	1851      	adds	r1, r2, r1
 8003eb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003eba:	4649      	mov	r1, r9
 8003ebc:	414b      	adcs	r3, r1
 8003ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ecc:	4659      	mov	r1, fp
 8003ece:	00cb      	lsls	r3, r1, #3
 8003ed0:	4651      	mov	r1, sl
 8003ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ed6:	4651      	mov	r1, sl
 8003ed8:	00ca      	lsls	r2, r1, #3
 8003eda:	4610      	mov	r0, r2
 8003edc:	4619      	mov	r1, r3
 8003ede:	4603      	mov	r3, r0
 8003ee0:	4642      	mov	r2, r8
 8003ee2:	189b      	adds	r3, r3, r2
 8003ee4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ee8:	464b      	mov	r3, r9
 8003eea:	460a      	mov	r2, r1
 8003eec:	eb42 0303 	adc.w	r3, r2, r3
 8003ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f08:	460b      	mov	r3, r1
 8003f0a:	18db      	adds	r3, r3, r3
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f0e:	4613      	mov	r3, r2
 8003f10:	eb42 0303 	adc.w	r3, r2, r3
 8003f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f1e:	f7fc fe63 	bl	8000be8 <__aeabi_uldivmod>
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <UART_SetConfig+0x2d4>)
 8003f28:	fba3 1302 	umull	r1, r3, r3, r2
 8003f2c:	095b      	lsrs	r3, r3, #5
 8003f2e:	2164      	movs	r1, #100	@ 0x64
 8003f30:	fb01 f303 	mul.w	r3, r1, r3
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	3332      	adds	r3, #50	@ 0x32
 8003f3a:	4a08      	ldr	r2, [pc, #32]	@ (8003f5c <UART_SetConfig+0x2d4>)
 8003f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f40:	095b      	lsrs	r3, r3, #5
 8003f42:	f003 0207 	and.w	r2, r3, #7
 8003f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4422      	add	r2, r4
 8003f4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f50:	e106      	b.n	8004160 <UART_SetConfig+0x4d8>
 8003f52:	bf00      	nop
 8003f54:	40011000 	.word	0x40011000
 8003f58:	40011400 	.word	0x40011400
 8003f5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f64:	2200      	movs	r2, #0
 8003f66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f72:	4642      	mov	r2, r8
 8003f74:	464b      	mov	r3, r9
 8003f76:	1891      	adds	r1, r2, r2
 8003f78:	6239      	str	r1, [r7, #32]
 8003f7a:	415b      	adcs	r3, r3
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f82:	4641      	mov	r1, r8
 8003f84:	1854      	adds	r4, r2, r1
 8003f86:	4649      	mov	r1, r9
 8003f88:	eb43 0501 	adc.w	r5, r3, r1
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	f04f 0300 	mov.w	r3, #0
 8003f94:	00eb      	lsls	r3, r5, #3
 8003f96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f9a:	00e2      	lsls	r2, r4, #3
 8003f9c:	4614      	mov	r4, r2
 8003f9e:	461d      	mov	r5, r3
 8003fa0:	4643      	mov	r3, r8
 8003fa2:	18e3      	adds	r3, r4, r3
 8003fa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fa8:	464b      	mov	r3, r9
 8003faa:	eb45 0303 	adc.w	r3, r5, r3
 8003fae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fc2:	f04f 0200 	mov.w	r2, #0
 8003fc6:	f04f 0300 	mov.w	r3, #0
 8003fca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003fce:	4629      	mov	r1, r5
 8003fd0:	008b      	lsls	r3, r1, #2
 8003fd2:	4621      	mov	r1, r4
 8003fd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fd8:	4621      	mov	r1, r4
 8003fda:	008a      	lsls	r2, r1, #2
 8003fdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003fe0:	f7fc fe02 	bl	8000be8 <__aeabi_uldivmod>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4b60      	ldr	r3, [pc, #384]	@ (800416c <UART_SetConfig+0x4e4>)
 8003fea:	fba3 2302 	umull	r2, r3, r3, r2
 8003fee:	095b      	lsrs	r3, r3, #5
 8003ff0:	011c      	lsls	r4, r3, #4
 8003ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ffc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004000:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004004:	4642      	mov	r2, r8
 8004006:	464b      	mov	r3, r9
 8004008:	1891      	adds	r1, r2, r2
 800400a:	61b9      	str	r1, [r7, #24]
 800400c:	415b      	adcs	r3, r3
 800400e:	61fb      	str	r3, [r7, #28]
 8004010:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004014:	4641      	mov	r1, r8
 8004016:	1851      	adds	r1, r2, r1
 8004018:	6139      	str	r1, [r7, #16]
 800401a:	4649      	mov	r1, r9
 800401c:	414b      	adcs	r3, r1
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800402c:	4659      	mov	r1, fp
 800402e:	00cb      	lsls	r3, r1, #3
 8004030:	4651      	mov	r1, sl
 8004032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004036:	4651      	mov	r1, sl
 8004038:	00ca      	lsls	r2, r1, #3
 800403a:	4610      	mov	r0, r2
 800403c:	4619      	mov	r1, r3
 800403e:	4603      	mov	r3, r0
 8004040:	4642      	mov	r2, r8
 8004042:	189b      	adds	r3, r3, r2
 8004044:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004048:	464b      	mov	r3, r9
 800404a:	460a      	mov	r2, r1
 800404c:	eb42 0303 	adc.w	r3, r2, r3
 8004050:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800405e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800406c:	4649      	mov	r1, r9
 800406e:	008b      	lsls	r3, r1, #2
 8004070:	4641      	mov	r1, r8
 8004072:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004076:	4641      	mov	r1, r8
 8004078:	008a      	lsls	r2, r1, #2
 800407a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800407e:	f7fc fdb3 	bl	8000be8 <__aeabi_uldivmod>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4611      	mov	r1, r2
 8004088:	4b38      	ldr	r3, [pc, #224]	@ (800416c <UART_SetConfig+0x4e4>)
 800408a:	fba3 2301 	umull	r2, r3, r3, r1
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	2264      	movs	r2, #100	@ 0x64
 8004092:	fb02 f303 	mul.w	r3, r2, r3
 8004096:	1acb      	subs	r3, r1, r3
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	3332      	adds	r3, #50	@ 0x32
 800409c:	4a33      	ldr	r2, [pc, #204]	@ (800416c <UART_SetConfig+0x4e4>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040a8:	441c      	add	r4, r3
 80040aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040ae:	2200      	movs	r2, #0
 80040b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80040b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80040b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040b8:	4642      	mov	r2, r8
 80040ba:	464b      	mov	r3, r9
 80040bc:	1891      	adds	r1, r2, r2
 80040be:	60b9      	str	r1, [r7, #8]
 80040c0:	415b      	adcs	r3, r3
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040c8:	4641      	mov	r1, r8
 80040ca:	1851      	adds	r1, r2, r1
 80040cc:	6039      	str	r1, [r7, #0]
 80040ce:	4649      	mov	r1, r9
 80040d0:	414b      	adcs	r3, r1
 80040d2:	607b      	str	r3, [r7, #4]
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040e0:	4659      	mov	r1, fp
 80040e2:	00cb      	lsls	r3, r1, #3
 80040e4:	4651      	mov	r1, sl
 80040e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ea:	4651      	mov	r1, sl
 80040ec:	00ca      	lsls	r2, r1, #3
 80040ee:	4610      	mov	r0, r2
 80040f0:	4619      	mov	r1, r3
 80040f2:	4603      	mov	r3, r0
 80040f4:	4642      	mov	r2, r8
 80040f6:	189b      	adds	r3, r3, r2
 80040f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040fa:	464b      	mov	r3, r9
 80040fc:	460a      	mov	r2, r1
 80040fe:	eb42 0303 	adc.w	r3, r2, r3
 8004102:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	663b      	str	r3, [r7, #96]	@ 0x60
 800410e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800411c:	4649      	mov	r1, r9
 800411e:	008b      	lsls	r3, r1, #2
 8004120:	4641      	mov	r1, r8
 8004122:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004126:	4641      	mov	r1, r8
 8004128:	008a      	lsls	r2, r1, #2
 800412a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800412e:	f7fc fd5b 	bl	8000be8 <__aeabi_uldivmod>
 8004132:	4602      	mov	r2, r0
 8004134:	460b      	mov	r3, r1
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <UART_SetConfig+0x4e4>)
 8004138:	fba3 1302 	umull	r1, r3, r3, r2
 800413c:	095b      	lsrs	r3, r3, #5
 800413e:	2164      	movs	r1, #100	@ 0x64
 8004140:	fb01 f303 	mul.w	r3, r1, r3
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	3332      	adds	r3, #50	@ 0x32
 800414a:	4a08      	ldr	r2, [pc, #32]	@ (800416c <UART_SetConfig+0x4e4>)
 800414c:	fba2 2303 	umull	r2, r3, r2, r3
 8004150:	095b      	lsrs	r3, r3, #5
 8004152:	f003 020f 	and.w	r2, r3, #15
 8004156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4422      	add	r2, r4
 800415e:	609a      	str	r2, [r3, #8]
}
 8004160:	bf00      	nop
 8004162:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004166:	46bd      	mov	sp, r7
 8004168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800416c:	51eb851f 	.word	0x51eb851f

08004170 <__cvt>:
 8004170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004174:	ec57 6b10 	vmov	r6, r7, d0
 8004178:	2f00      	cmp	r7, #0
 800417a:	460c      	mov	r4, r1
 800417c:	4619      	mov	r1, r3
 800417e:	463b      	mov	r3, r7
 8004180:	bfbb      	ittet	lt
 8004182:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004186:	461f      	movlt	r7, r3
 8004188:	2300      	movge	r3, #0
 800418a:	232d      	movlt	r3, #45	@ 0x2d
 800418c:	700b      	strb	r3, [r1, #0]
 800418e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004190:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004194:	4691      	mov	r9, r2
 8004196:	f023 0820 	bic.w	r8, r3, #32
 800419a:	bfbc      	itt	lt
 800419c:	4632      	movlt	r2, r6
 800419e:	4616      	movlt	r6, r2
 80041a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041a4:	d005      	beq.n	80041b2 <__cvt+0x42>
 80041a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80041aa:	d100      	bne.n	80041ae <__cvt+0x3e>
 80041ac:	3401      	adds	r4, #1
 80041ae:	2102      	movs	r1, #2
 80041b0:	e000      	b.n	80041b4 <__cvt+0x44>
 80041b2:	2103      	movs	r1, #3
 80041b4:	ab03      	add	r3, sp, #12
 80041b6:	9301      	str	r3, [sp, #4]
 80041b8:	ab02      	add	r3, sp, #8
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	ec47 6b10 	vmov	d0, r6, r7
 80041c0:	4653      	mov	r3, sl
 80041c2:	4622      	mov	r2, r4
 80041c4:	f000 ff3c 	bl	8005040 <_dtoa_r>
 80041c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80041cc:	4605      	mov	r5, r0
 80041ce:	d119      	bne.n	8004204 <__cvt+0x94>
 80041d0:	f019 0f01 	tst.w	r9, #1
 80041d4:	d00e      	beq.n	80041f4 <__cvt+0x84>
 80041d6:	eb00 0904 	add.w	r9, r0, r4
 80041da:	2200      	movs	r2, #0
 80041dc:	2300      	movs	r3, #0
 80041de:	4630      	mov	r0, r6
 80041e0:	4639      	mov	r1, r7
 80041e2:	f7fc fc91 	bl	8000b08 <__aeabi_dcmpeq>
 80041e6:	b108      	cbz	r0, 80041ec <__cvt+0x7c>
 80041e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80041ec:	2230      	movs	r2, #48	@ 0x30
 80041ee:	9b03      	ldr	r3, [sp, #12]
 80041f0:	454b      	cmp	r3, r9
 80041f2:	d31e      	bcc.n	8004232 <__cvt+0xc2>
 80041f4:	9b03      	ldr	r3, [sp, #12]
 80041f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80041f8:	1b5b      	subs	r3, r3, r5
 80041fa:	4628      	mov	r0, r5
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	b004      	add	sp, #16
 8004200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004204:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004208:	eb00 0904 	add.w	r9, r0, r4
 800420c:	d1e5      	bne.n	80041da <__cvt+0x6a>
 800420e:	7803      	ldrb	r3, [r0, #0]
 8004210:	2b30      	cmp	r3, #48	@ 0x30
 8004212:	d10a      	bne.n	800422a <__cvt+0xba>
 8004214:	2200      	movs	r2, #0
 8004216:	2300      	movs	r3, #0
 8004218:	4630      	mov	r0, r6
 800421a:	4639      	mov	r1, r7
 800421c:	f7fc fc74 	bl	8000b08 <__aeabi_dcmpeq>
 8004220:	b918      	cbnz	r0, 800422a <__cvt+0xba>
 8004222:	f1c4 0401 	rsb	r4, r4, #1
 8004226:	f8ca 4000 	str.w	r4, [sl]
 800422a:	f8da 3000 	ldr.w	r3, [sl]
 800422e:	4499      	add	r9, r3
 8004230:	e7d3      	b.n	80041da <__cvt+0x6a>
 8004232:	1c59      	adds	r1, r3, #1
 8004234:	9103      	str	r1, [sp, #12]
 8004236:	701a      	strb	r2, [r3, #0]
 8004238:	e7d9      	b.n	80041ee <__cvt+0x7e>

0800423a <__exponent>:
 800423a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800423c:	2900      	cmp	r1, #0
 800423e:	bfba      	itte	lt
 8004240:	4249      	neglt	r1, r1
 8004242:	232d      	movlt	r3, #45	@ 0x2d
 8004244:	232b      	movge	r3, #43	@ 0x2b
 8004246:	2909      	cmp	r1, #9
 8004248:	7002      	strb	r2, [r0, #0]
 800424a:	7043      	strb	r3, [r0, #1]
 800424c:	dd29      	ble.n	80042a2 <__exponent+0x68>
 800424e:	f10d 0307 	add.w	r3, sp, #7
 8004252:	461d      	mov	r5, r3
 8004254:	270a      	movs	r7, #10
 8004256:	461a      	mov	r2, r3
 8004258:	fbb1 f6f7 	udiv	r6, r1, r7
 800425c:	fb07 1416 	mls	r4, r7, r6, r1
 8004260:	3430      	adds	r4, #48	@ 0x30
 8004262:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004266:	460c      	mov	r4, r1
 8004268:	2c63      	cmp	r4, #99	@ 0x63
 800426a:	f103 33ff 	add.w	r3, r3, #4294967295
 800426e:	4631      	mov	r1, r6
 8004270:	dcf1      	bgt.n	8004256 <__exponent+0x1c>
 8004272:	3130      	adds	r1, #48	@ 0x30
 8004274:	1e94      	subs	r4, r2, #2
 8004276:	f803 1c01 	strb.w	r1, [r3, #-1]
 800427a:	1c41      	adds	r1, r0, #1
 800427c:	4623      	mov	r3, r4
 800427e:	42ab      	cmp	r3, r5
 8004280:	d30a      	bcc.n	8004298 <__exponent+0x5e>
 8004282:	f10d 0309 	add.w	r3, sp, #9
 8004286:	1a9b      	subs	r3, r3, r2
 8004288:	42ac      	cmp	r4, r5
 800428a:	bf88      	it	hi
 800428c:	2300      	movhi	r3, #0
 800428e:	3302      	adds	r3, #2
 8004290:	4403      	add	r3, r0
 8004292:	1a18      	subs	r0, r3, r0
 8004294:	b003      	add	sp, #12
 8004296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004298:	f813 6b01 	ldrb.w	r6, [r3], #1
 800429c:	f801 6f01 	strb.w	r6, [r1, #1]!
 80042a0:	e7ed      	b.n	800427e <__exponent+0x44>
 80042a2:	2330      	movs	r3, #48	@ 0x30
 80042a4:	3130      	adds	r1, #48	@ 0x30
 80042a6:	7083      	strb	r3, [r0, #2]
 80042a8:	70c1      	strb	r1, [r0, #3]
 80042aa:	1d03      	adds	r3, r0, #4
 80042ac:	e7f1      	b.n	8004292 <__exponent+0x58>
	...

080042b0 <_printf_float>:
 80042b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b4:	b08d      	sub	sp, #52	@ 0x34
 80042b6:	460c      	mov	r4, r1
 80042b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80042bc:	4616      	mov	r6, r2
 80042be:	461f      	mov	r7, r3
 80042c0:	4605      	mov	r5, r0
 80042c2:	f000 fdbd 	bl	8004e40 <_localeconv_r>
 80042c6:	6803      	ldr	r3, [r0, #0]
 80042c8:	9304      	str	r3, [sp, #16]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fb fff0 	bl	80002b0 <strlen>
 80042d0:	2300      	movs	r3, #0
 80042d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80042d4:	f8d8 3000 	ldr.w	r3, [r8]
 80042d8:	9005      	str	r0, [sp, #20]
 80042da:	3307      	adds	r3, #7
 80042dc:	f023 0307 	bic.w	r3, r3, #7
 80042e0:	f103 0208 	add.w	r2, r3, #8
 80042e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80042e8:	f8d4 b000 	ldr.w	fp, [r4]
 80042ec:	f8c8 2000 	str.w	r2, [r8]
 80042f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80042f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80042f8:	9307      	str	r3, [sp, #28]
 80042fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80042fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004306:	4b9c      	ldr	r3, [pc, #624]	@ (8004578 <_printf_float+0x2c8>)
 8004308:	f04f 32ff 	mov.w	r2, #4294967295
 800430c:	f7fc fc2e 	bl	8000b6c <__aeabi_dcmpun>
 8004310:	bb70      	cbnz	r0, 8004370 <_printf_float+0xc0>
 8004312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004316:	4b98      	ldr	r3, [pc, #608]	@ (8004578 <_printf_float+0x2c8>)
 8004318:	f04f 32ff 	mov.w	r2, #4294967295
 800431c:	f7fc fc08 	bl	8000b30 <__aeabi_dcmple>
 8004320:	bb30      	cbnz	r0, 8004370 <_printf_float+0xc0>
 8004322:	2200      	movs	r2, #0
 8004324:	2300      	movs	r3, #0
 8004326:	4640      	mov	r0, r8
 8004328:	4649      	mov	r1, r9
 800432a:	f7fc fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800432e:	b110      	cbz	r0, 8004336 <_printf_float+0x86>
 8004330:	232d      	movs	r3, #45	@ 0x2d
 8004332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004336:	4a91      	ldr	r2, [pc, #580]	@ (800457c <_printf_float+0x2cc>)
 8004338:	4b91      	ldr	r3, [pc, #580]	@ (8004580 <_printf_float+0x2d0>)
 800433a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800433e:	bf8c      	ite	hi
 8004340:	4690      	movhi	r8, r2
 8004342:	4698      	movls	r8, r3
 8004344:	2303      	movs	r3, #3
 8004346:	6123      	str	r3, [r4, #16]
 8004348:	f02b 0304 	bic.w	r3, fp, #4
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	f04f 0900 	mov.w	r9, #0
 8004352:	9700      	str	r7, [sp, #0]
 8004354:	4633      	mov	r3, r6
 8004356:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004358:	4621      	mov	r1, r4
 800435a:	4628      	mov	r0, r5
 800435c:	f000 f9d2 	bl	8004704 <_printf_common>
 8004360:	3001      	adds	r0, #1
 8004362:	f040 808d 	bne.w	8004480 <_printf_float+0x1d0>
 8004366:	f04f 30ff 	mov.w	r0, #4294967295
 800436a:	b00d      	add	sp, #52	@ 0x34
 800436c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004370:	4642      	mov	r2, r8
 8004372:	464b      	mov	r3, r9
 8004374:	4640      	mov	r0, r8
 8004376:	4649      	mov	r1, r9
 8004378:	f7fc fbf8 	bl	8000b6c <__aeabi_dcmpun>
 800437c:	b140      	cbz	r0, 8004390 <_printf_float+0xe0>
 800437e:	464b      	mov	r3, r9
 8004380:	2b00      	cmp	r3, #0
 8004382:	bfbc      	itt	lt
 8004384:	232d      	movlt	r3, #45	@ 0x2d
 8004386:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800438a:	4a7e      	ldr	r2, [pc, #504]	@ (8004584 <_printf_float+0x2d4>)
 800438c:	4b7e      	ldr	r3, [pc, #504]	@ (8004588 <_printf_float+0x2d8>)
 800438e:	e7d4      	b.n	800433a <_printf_float+0x8a>
 8004390:	6863      	ldr	r3, [r4, #4]
 8004392:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004396:	9206      	str	r2, [sp, #24]
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	d13b      	bne.n	8004414 <_printf_float+0x164>
 800439c:	2306      	movs	r3, #6
 800439e:	6063      	str	r3, [r4, #4]
 80043a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80043a4:	2300      	movs	r3, #0
 80043a6:	6022      	str	r2, [r4, #0]
 80043a8:	9303      	str	r3, [sp, #12]
 80043aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80043ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80043b0:	ab09      	add	r3, sp, #36	@ 0x24
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	6861      	ldr	r1, [r4, #4]
 80043b6:	ec49 8b10 	vmov	d0, r8, r9
 80043ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80043be:	4628      	mov	r0, r5
 80043c0:	f7ff fed6 	bl	8004170 <__cvt>
 80043c4:	9b06      	ldr	r3, [sp, #24]
 80043c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80043c8:	2b47      	cmp	r3, #71	@ 0x47
 80043ca:	4680      	mov	r8, r0
 80043cc:	d129      	bne.n	8004422 <_printf_float+0x172>
 80043ce:	1cc8      	adds	r0, r1, #3
 80043d0:	db02      	blt.n	80043d8 <_printf_float+0x128>
 80043d2:	6863      	ldr	r3, [r4, #4]
 80043d4:	4299      	cmp	r1, r3
 80043d6:	dd41      	ble.n	800445c <_printf_float+0x1ac>
 80043d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80043dc:	fa5f fa8a 	uxtb.w	sl, sl
 80043e0:	3901      	subs	r1, #1
 80043e2:	4652      	mov	r2, sl
 80043e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80043e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80043ea:	f7ff ff26 	bl	800423a <__exponent>
 80043ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80043f0:	1813      	adds	r3, r2, r0
 80043f2:	2a01      	cmp	r2, #1
 80043f4:	4681      	mov	r9, r0
 80043f6:	6123      	str	r3, [r4, #16]
 80043f8:	dc02      	bgt.n	8004400 <_printf_float+0x150>
 80043fa:	6822      	ldr	r2, [r4, #0]
 80043fc:	07d2      	lsls	r2, r2, #31
 80043fe:	d501      	bpl.n	8004404 <_printf_float+0x154>
 8004400:	3301      	adds	r3, #1
 8004402:	6123      	str	r3, [r4, #16]
 8004404:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0a2      	beq.n	8004352 <_printf_float+0xa2>
 800440c:	232d      	movs	r3, #45	@ 0x2d
 800440e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004412:	e79e      	b.n	8004352 <_printf_float+0xa2>
 8004414:	9a06      	ldr	r2, [sp, #24]
 8004416:	2a47      	cmp	r2, #71	@ 0x47
 8004418:	d1c2      	bne.n	80043a0 <_printf_float+0xf0>
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1c0      	bne.n	80043a0 <_printf_float+0xf0>
 800441e:	2301      	movs	r3, #1
 8004420:	e7bd      	b.n	800439e <_printf_float+0xee>
 8004422:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004426:	d9db      	bls.n	80043e0 <_printf_float+0x130>
 8004428:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800442c:	d118      	bne.n	8004460 <_printf_float+0x1b0>
 800442e:	2900      	cmp	r1, #0
 8004430:	6863      	ldr	r3, [r4, #4]
 8004432:	dd0b      	ble.n	800444c <_printf_float+0x19c>
 8004434:	6121      	str	r1, [r4, #16]
 8004436:	b913      	cbnz	r3, 800443e <_printf_float+0x18e>
 8004438:	6822      	ldr	r2, [r4, #0]
 800443a:	07d0      	lsls	r0, r2, #31
 800443c:	d502      	bpl.n	8004444 <_printf_float+0x194>
 800443e:	3301      	adds	r3, #1
 8004440:	440b      	add	r3, r1
 8004442:	6123      	str	r3, [r4, #16]
 8004444:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004446:	f04f 0900 	mov.w	r9, #0
 800444a:	e7db      	b.n	8004404 <_printf_float+0x154>
 800444c:	b913      	cbnz	r3, 8004454 <_printf_float+0x1a4>
 800444e:	6822      	ldr	r2, [r4, #0]
 8004450:	07d2      	lsls	r2, r2, #31
 8004452:	d501      	bpl.n	8004458 <_printf_float+0x1a8>
 8004454:	3302      	adds	r3, #2
 8004456:	e7f4      	b.n	8004442 <_printf_float+0x192>
 8004458:	2301      	movs	r3, #1
 800445a:	e7f2      	b.n	8004442 <_printf_float+0x192>
 800445c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004462:	4299      	cmp	r1, r3
 8004464:	db05      	blt.n	8004472 <_printf_float+0x1c2>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	6121      	str	r1, [r4, #16]
 800446a:	07d8      	lsls	r0, r3, #31
 800446c:	d5ea      	bpl.n	8004444 <_printf_float+0x194>
 800446e:	1c4b      	adds	r3, r1, #1
 8004470:	e7e7      	b.n	8004442 <_printf_float+0x192>
 8004472:	2900      	cmp	r1, #0
 8004474:	bfd4      	ite	le
 8004476:	f1c1 0202 	rsble	r2, r1, #2
 800447a:	2201      	movgt	r2, #1
 800447c:	4413      	add	r3, r2
 800447e:	e7e0      	b.n	8004442 <_printf_float+0x192>
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	055a      	lsls	r2, r3, #21
 8004484:	d407      	bmi.n	8004496 <_printf_float+0x1e6>
 8004486:	6923      	ldr	r3, [r4, #16]
 8004488:	4642      	mov	r2, r8
 800448a:	4631      	mov	r1, r6
 800448c:	4628      	mov	r0, r5
 800448e:	47b8      	blx	r7
 8004490:	3001      	adds	r0, #1
 8004492:	d12b      	bne.n	80044ec <_printf_float+0x23c>
 8004494:	e767      	b.n	8004366 <_printf_float+0xb6>
 8004496:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800449a:	f240 80dd 	bls.w	8004658 <_printf_float+0x3a8>
 800449e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044a2:	2200      	movs	r2, #0
 80044a4:	2300      	movs	r3, #0
 80044a6:	f7fc fb2f 	bl	8000b08 <__aeabi_dcmpeq>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	d033      	beq.n	8004516 <_printf_float+0x266>
 80044ae:	4a37      	ldr	r2, [pc, #220]	@ (800458c <_printf_float+0x2dc>)
 80044b0:	2301      	movs	r3, #1
 80044b2:	4631      	mov	r1, r6
 80044b4:	4628      	mov	r0, r5
 80044b6:	47b8      	blx	r7
 80044b8:	3001      	adds	r0, #1
 80044ba:	f43f af54 	beq.w	8004366 <_printf_float+0xb6>
 80044be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80044c2:	4543      	cmp	r3, r8
 80044c4:	db02      	blt.n	80044cc <_printf_float+0x21c>
 80044c6:	6823      	ldr	r3, [r4, #0]
 80044c8:	07d8      	lsls	r0, r3, #31
 80044ca:	d50f      	bpl.n	80044ec <_printf_float+0x23c>
 80044cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044d0:	4631      	mov	r1, r6
 80044d2:	4628      	mov	r0, r5
 80044d4:	47b8      	blx	r7
 80044d6:	3001      	adds	r0, #1
 80044d8:	f43f af45 	beq.w	8004366 <_printf_float+0xb6>
 80044dc:	f04f 0900 	mov.w	r9, #0
 80044e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80044e4:	f104 0a1a 	add.w	sl, r4, #26
 80044e8:	45c8      	cmp	r8, r9
 80044ea:	dc09      	bgt.n	8004500 <_printf_float+0x250>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	079b      	lsls	r3, r3, #30
 80044f0:	f100 8103 	bmi.w	80046fa <_printf_float+0x44a>
 80044f4:	68e0      	ldr	r0, [r4, #12]
 80044f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044f8:	4298      	cmp	r0, r3
 80044fa:	bfb8      	it	lt
 80044fc:	4618      	movlt	r0, r3
 80044fe:	e734      	b.n	800436a <_printf_float+0xba>
 8004500:	2301      	movs	r3, #1
 8004502:	4652      	mov	r2, sl
 8004504:	4631      	mov	r1, r6
 8004506:	4628      	mov	r0, r5
 8004508:	47b8      	blx	r7
 800450a:	3001      	adds	r0, #1
 800450c:	f43f af2b 	beq.w	8004366 <_printf_float+0xb6>
 8004510:	f109 0901 	add.w	r9, r9, #1
 8004514:	e7e8      	b.n	80044e8 <_printf_float+0x238>
 8004516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004518:	2b00      	cmp	r3, #0
 800451a:	dc39      	bgt.n	8004590 <_printf_float+0x2e0>
 800451c:	4a1b      	ldr	r2, [pc, #108]	@ (800458c <_printf_float+0x2dc>)
 800451e:	2301      	movs	r3, #1
 8004520:	4631      	mov	r1, r6
 8004522:	4628      	mov	r0, r5
 8004524:	47b8      	blx	r7
 8004526:	3001      	adds	r0, #1
 8004528:	f43f af1d 	beq.w	8004366 <_printf_float+0xb6>
 800452c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004530:	ea59 0303 	orrs.w	r3, r9, r3
 8004534:	d102      	bne.n	800453c <_printf_float+0x28c>
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	07d9      	lsls	r1, r3, #31
 800453a:	d5d7      	bpl.n	80044ec <_printf_float+0x23c>
 800453c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004540:	4631      	mov	r1, r6
 8004542:	4628      	mov	r0, r5
 8004544:	47b8      	blx	r7
 8004546:	3001      	adds	r0, #1
 8004548:	f43f af0d 	beq.w	8004366 <_printf_float+0xb6>
 800454c:	f04f 0a00 	mov.w	sl, #0
 8004550:	f104 0b1a 	add.w	fp, r4, #26
 8004554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004556:	425b      	negs	r3, r3
 8004558:	4553      	cmp	r3, sl
 800455a:	dc01      	bgt.n	8004560 <_printf_float+0x2b0>
 800455c:	464b      	mov	r3, r9
 800455e:	e793      	b.n	8004488 <_printf_float+0x1d8>
 8004560:	2301      	movs	r3, #1
 8004562:	465a      	mov	r2, fp
 8004564:	4631      	mov	r1, r6
 8004566:	4628      	mov	r0, r5
 8004568:	47b8      	blx	r7
 800456a:	3001      	adds	r0, #1
 800456c:	f43f aefb 	beq.w	8004366 <_printf_float+0xb6>
 8004570:	f10a 0a01 	add.w	sl, sl, #1
 8004574:	e7ee      	b.n	8004554 <_printf_float+0x2a4>
 8004576:	bf00      	nop
 8004578:	7fefffff 	.word	0x7fefffff
 800457c:	08006d08 	.word	0x08006d08
 8004580:	08006d04 	.word	0x08006d04
 8004584:	08006d10 	.word	0x08006d10
 8004588:	08006d0c 	.word	0x08006d0c
 800458c:	08006d14 	.word	0x08006d14
 8004590:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004592:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004596:	4553      	cmp	r3, sl
 8004598:	bfa8      	it	ge
 800459a:	4653      	movge	r3, sl
 800459c:	2b00      	cmp	r3, #0
 800459e:	4699      	mov	r9, r3
 80045a0:	dc36      	bgt.n	8004610 <_printf_float+0x360>
 80045a2:	f04f 0b00 	mov.w	fp, #0
 80045a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045aa:	f104 021a 	add.w	r2, r4, #26
 80045ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045b0:	9306      	str	r3, [sp, #24]
 80045b2:	eba3 0309 	sub.w	r3, r3, r9
 80045b6:	455b      	cmp	r3, fp
 80045b8:	dc31      	bgt.n	800461e <_printf_float+0x36e>
 80045ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045bc:	459a      	cmp	sl, r3
 80045be:	dc3a      	bgt.n	8004636 <_printf_float+0x386>
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	07da      	lsls	r2, r3, #31
 80045c4:	d437      	bmi.n	8004636 <_printf_float+0x386>
 80045c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045c8:	ebaa 0903 	sub.w	r9, sl, r3
 80045cc:	9b06      	ldr	r3, [sp, #24]
 80045ce:	ebaa 0303 	sub.w	r3, sl, r3
 80045d2:	4599      	cmp	r9, r3
 80045d4:	bfa8      	it	ge
 80045d6:	4699      	movge	r9, r3
 80045d8:	f1b9 0f00 	cmp.w	r9, #0
 80045dc:	dc33      	bgt.n	8004646 <_printf_float+0x396>
 80045de:	f04f 0800 	mov.w	r8, #0
 80045e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045e6:	f104 0b1a 	add.w	fp, r4, #26
 80045ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045ec:	ebaa 0303 	sub.w	r3, sl, r3
 80045f0:	eba3 0309 	sub.w	r3, r3, r9
 80045f4:	4543      	cmp	r3, r8
 80045f6:	f77f af79 	ble.w	80044ec <_printf_float+0x23c>
 80045fa:	2301      	movs	r3, #1
 80045fc:	465a      	mov	r2, fp
 80045fe:	4631      	mov	r1, r6
 8004600:	4628      	mov	r0, r5
 8004602:	47b8      	blx	r7
 8004604:	3001      	adds	r0, #1
 8004606:	f43f aeae 	beq.w	8004366 <_printf_float+0xb6>
 800460a:	f108 0801 	add.w	r8, r8, #1
 800460e:	e7ec      	b.n	80045ea <_printf_float+0x33a>
 8004610:	4642      	mov	r2, r8
 8004612:	4631      	mov	r1, r6
 8004614:	4628      	mov	r0, r5
 8004616:	47b8      	blx	r7
 8004618:	3001      	adds	r0, #1
 800461a:	d1c2      	bne.n	80045a2 <_printf_float+0x2f2>
 800461c:	e6a3      	b.n	8004366 <_printf_float+0xb6>
 800461e:	2301      	movs	r3, #1
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	9206      	str	r2, [sp, #24]
 8004626:	47b8      	blx	r7
 8004628:	3001      	adds	r0, #1
 800462a:	f43f ae9c 	beq.w	8004366 <_printf_float+0xb6>
 800462e:	9a06      	ldr	r2, [sp, #24]
 8004630:	f10b 0b01 	add.w	fp, fp, #1
 8004634:	e7bb      	b.n	80045ae <_printf_float+0x2fe>
 8004636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800463a:	4631      	mov	r1, r6
 800463c:	4628      	mov	r0, r5
 800463e:	47b8      	blx	r7
 8004640:	3001      	adds	r0, #1
 8004642:	d1c0      	bne.n	80045c6 <_printf_float+0x316>
 8004644:	e68f      	b.n	8004366 <_printf_float+0xb6>
 8004646:	9a06      	ldr	r2, [sp, #24]
 8004648:	464b      	mov	r3, r9
 800464a:	4442      	add	r2, r8
 800464c:	4631      	mov	r1, r6
 800464e:	4628      	mov	r0, r5
 8004650:	47b8      	blx	r7
 8004652:	3001      	adds	r0, #1
 8004654:	d1c3      	bne.n	80045de <_printf_float+0x32e>
 8004656:	e686      	b.n	8004366 <_printf_float+0xb6>
 8004658:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800465c:	f1ba 0f01 	cmp.w	sl, #1
 8004660:	dc01      	bgt.n	8004666 <_printf_float+0x3b6>
 8004662:	07db      	lsls	r3, r3, #31
 8004664:	d536      	bpl.n	80046d4 <_printf_float+0x424>
 8004666:	2301      	movs	r3, #1
 8004668:	4642      	mov	r2, r8
 800466a:	4631      	mov	r1, r6
 800466c:	4628      	mov	r0, r5
 800466e:	47b8      	blx	r7
 8004670:	3001      	adds	r0, #1
 8004672:	f43f ae78 	beq.w	8004366 <_printf_float+0xb6>
 8004676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800467a:	4631      	mov	r1, r6
 800467c:	4628      	mov	r0, r5
 800467e:	47b8      	blx	r7
 8004680:	3001      	adds	r0, #1
 8004682:	f43f ae70 	beq.w	8004366 <_printf_float+0xb6>
 8004686:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800468a:	2200      	movs	r2, #0
 800468c:	2300      	movs	r3, #0
 800468e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004692:	f7fc fa39 	bl	8000b08 <__aeabi_dcmpeq>
 8004696:	b9c0      	cbnz	r0, 80046ca <_printf_float+0x41a>
 8004698:	4653      	mov	r3, sl
 800469a:	f108 0201 	add.w	r2, r8, #1
 800469e:	4631      	mov	r1, r6
 80046a0:	4628      	mov	r0, r5
 80046a2:	47b8      	blx	r7
 80046a4:	3001      	adds	r0, #1
 80046a6:	d10c      	bne.n	80046c2 <_printf_float+0x412>
 80046a8:	e65d      	b.n	8004366 <_printf_float+0xb6>
 80046aa:	2301      	movs	r3, #1
 80046ac:	465a      	mov	r2, fp
 80046ae:	4631      	mov	r1, r6
 80046b0:	4628      	mov	r0, r5
 80046b2:	47b8      	blx	r7
 80046b4:	3001      	adds	r0, #1
 80046b6:	f43f ae56 	beq.w	8004366 <_printf_float+0xb6>
 80046ba:	f108 0801 	add.w	r8, r8, #1
 80046be:	45d0      	cmp	r8, sl
 80046c0:	dbf3      	blt.n	80046aa <_printf_float+0x3fa>
 80046c2:	464b      	mov	r3, r9
 80046c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80046c8:	e6df      	b.n	800448a <_printf_float+0x1da>
 80046ca:	f04f 0800 	mov.w	r8, #0
 80046ce:	f104 0b1a 	add.w	fp, r4, #26
 80046d2:	e7f4      	b.n	80046be <_printf_float+0x40e>
 80046d4:	2301      	movs	r3, #1
 80046d6:	4642      	mov	r2, r8
 80046d8:	e7e1      	b.n	800469e <_printf_float+0x3ee>
 80046da:	2301      	movs	r3, #1
 80046dc:	464a      	mov	r2, r9
 80046de:	4631      	mov	r1, r6
 80046e0:	4628      	mov	r0, r5
 80046e2:	47b8      	blx	r7
 80046e4:	3001      	adds	r0, #1
 80046e6:	f43f ae3e 	beq.w	8004366 <_printf_float+0xb6>
 80046ea:	f108 0801 	add.w	r8, r8, #1
 80046ee:	68e3      	ldr	r3, [r4, #12]
 80046f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80046f2:	1a5b      	subs	r3, r3, r1
 80046f4:	4543      	cmp	r3, r8
 80046f6:	dcf0      	bgt.n	80046da <_printf_float+0x42a>
 80046f8:	e6fc      	b.n	80044f4 <_printf_float+0x244>
 80046fa:	f04f 0800 	mov.w	r8, #0
 80046fe:	f104 0919 	add.w	r9, r4, #25
 8004702:	e7f4      	b.n	80046ee <_printf_float+0x43e>

08004704 <_printf_common>:
 8004704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004708:	4616      	mov	r6, r2
 800470a:	4698      	mov	r8, r3
 800470c:	688a      	ldr	r2, [r1, #8]
 800470e:	690b      	ldr	r3, [r1, #16]
 8004710:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004714:	4293      	cmp	r3, r2
 8004716:	bfb8      	it	lt
 8004718:	4613      	movlt	r3, r2
 800471a:	6033      	str	r3, [r6, #0]
 800471c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004720:	4607      	mov	r7, r0
 8004722:	460c      	mov	r4, r1
 8004724:	b10a      	cbz	r2, 800472a <_printf_common+0x26>
 8004726:	3301      	adds	r3, #1
 8004728:	6033      	str	r3, [r6, #0]
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	0699      	lsls	r1, r3, #26
 800472e:	bf42      	ittt	mi
 8004730:	6833      	ldrmi	r3, [r6, #0]
 8004732:	3302      	addmi	r3, #2
 8004734:	6033      	strmi	r3, [r6, #0]
 8004736:	6825      	ldr	r5, [r4, #0]
 8004738:	f015 0506 	ands.w	r5, r5, #6
 800473c:	d106      	bne.n	800474c <_printf_common+0x48>
 800473e:	f104 0a19 	add.w	sl, r4, #25
 8004742:	68e3      	ldr	r3, [r4, #12]
 8004744:	6832      	ldr	r2, [r6, #0]
 8004746:	1a9b      	subs	r3, r3, r2
 8004748:	42ab      	cmp	r3, r5
 800474a:	dc26      	bgt.n	800479a <_printf_common+0x96>
 800474c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004750:	6822      	ldr	r2, [r4, #0]
 8004752:	3b00      	subs	r3, #0
 8004754:	bf18      	it	ne
 8004756:	2301      	movne	r3, #1
 8004758:	0692      	lsls	r2, r2, #26
 800475a:	d42b      	bmi.n	80047b4 <_printf_common+0xb0>
 800475c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004760:	4641      	mov	r1, r8
 8004762:	4638      	mov	r0, r7
 8004764:	47c8      	blx	r9
 8004766:	3001      	adds	r0, #1
 8004768:	d01e      	beq.n	80047a8 <_printf_common+0xa4>
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	6922      	ldr	r2, [r4, #16]
 800476e:	f003 0306 	and.w	r3, r3, #6
 8004772:	2b04      	cmp	r3, #4
 8004774:	bf02      	ittt	eq
 8004776:	68e5      	ldreq	r5, [r4, #12]
 8004778:	6833      	ldreq	r3, [r6, #0]
 800477a:	1aed      	subeq	r5, r5, r3
 800477c:	68a3      	ldr	r3, [r4, #8]
 800477e:	bf0c      	ite	eq
 8004780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004784:	2500      	movne	r5, #0
 8004786:	4293      	cmp	r3, r2
 8004788:	bfc4      	itt	gt
 800478a:	1a9b      	subgt	r3, r3, r2
 800478c:	18ed      	addgt	r5, r5, r3
 800478e:	2600      	movs	r6, #0
 8004790:	341a      	adds	r4, #26
 8004792:	42b5      	cmp	r5, r6
 8004794:	d11a      	bne.n	80047cc <_printf_common+0xc8>
 8004796:	2000      	movs	r0, #0
 8004798:	e008      	b.n	80047ac <_printf_common+0xa8>
 800479a:	2301      	movs	r3, #1
 800479c:	4652      	mov	r2, sl
 800479e:	4641      	mov	r1, r8
 80047a0:	4638      	mov	r0, r7
 80047a2:	47c8      	blx	r9
 80047a4:	3001      	adds	r0, #1
 80047a6:	d103      	bne.n	80047b0 <_printf_common+0xac>
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b0:	3501      	adds	r5, #1
 80047b2:	e7c6      	b.n	8004742 <_printf_common+0x3e>
 80047b4:	18e1      	adds	r1, r4, r3
 80047b6:	1c5a      	adds	r2, r3, #1
 80047b8:	2030      	movs	r0, #48	@ 0x30
 80047ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047be:	4422      	add	r2, r4
 80047c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80047c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047c8:	3302      	adds	r3, #2
 80047ca:	e7c7      	b.n	800475c <_printf_common+0x58>
 80047cc:	2301      	movs	r3, #1
 80047ce:	4622      	mov	r2, r4
 80047d0:	4641      	mov	r1, r8
 80047d2:	4638      	mov	r0, r7
 80047d4:	47c8      	blx	r9
 80047d6:	3001      	adds	r0, #1
 80047d8:	d0e6      	beq.n	80047a8 <_printf_common+0xa4>
 80047da:	3601      	adds	r6, #1
 80047dc:	e7d9      	b.n	8004792 <_printf_common+0x8e>
	...

080047e0 <_printf_i>:
 80047e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047e4:	7e0f      	ldrb	r7, [r1, #24]
 80047e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047e8:	2f78      	cmp	r7, #120	@ 0x78
 80047ea:	4691      	mov	r9, r2
 80047ec:	4680      	mov	r8, r0
 80047ee:	460c      	mov	r4, r1
 80047f0:	469a      	mov	sl, r3
 80047f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047f6:	d807      	bhi.n	8004808 <_printf_i+0x28>
 80047f8:	2f62      	cmp	r7, #98	@ 0x62
 80047fa:	d80a      	bhi.n	8004812 <_printf_i+0x32>
 80047fc:	2f00      	cmp	r7, #0
 80047fe:	f000 80d1 	beq.w	80049a4 <_printf_i+0x1c4>
 8004802:	2f58      	cmp	r7, #88	@ 0x58
 8004804:	f000 80b8 	beq.w	8004978 <_printf_i+0x198>
 8004808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800480c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004810:	e03a      	b.n	8004888 <_printf_i+0xa8>
 8004812:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004816:	2b15      	cmp	r3, #21
 8004818:	d8f6      	bhi.n	8004808 <_printf_i+0x28>
 800481a:	a101      	add	r1, pc, #4	@ (adr r1, 8004820 <_printf_i+0x40>)
 800481c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004820:	08004879 	.word	0x08004879
 8004824:	0800488d 	.word	0x0800488d
 8004828:	08004809 	.word	0x08004809
 800482c:	08004809 	.word	0x08004809
 8004830:	08004809 	.word	0x08004809
 8004834:	08004809 	.word	0x08004809
 8004838:	0800488d 	.word	0x0800488d
 800483c:	08004809 	.word	0x08004809
 8004840:	08004809 	.word	0x08004809
 8004844:	08004809 	.word	0x08004809
 8004848:	08004809 	.word	0x08004809
 800484c:	0800498b 	.word	0x0800498b
 8004850:	080048b7 	.word	0x080048b7
 8004854:	08004945 	.word	0x08004945
 8004858:	08004809 	.word	0x08004809
 800485c:	08004809 	.word	0x08004809
 8004860:	080049ad 	.word	0x080049ad
 8004864:	08004809 	.word	0x08004809
 8004868:	080048b7 	.word	0x080048b7
 800486c:	08004809 	.word	0x08004809
 8004870:	08004809 	.word	0x08004809
 8004874:	0800494d 	.word	0x0800494d
 8004878:	6833      	ldr	r3, [r6, #0]
 800487a:	1d1a      	adds	r2, r3, #4
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6032      	str	r2, [r6, #0]
 8004880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004884:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004888:	2301      	movs	r3, #1
 800488a:	e09c      	b.n	80049c6 <_printf_i+0x1e6>
 800488c:	6833      	ldr	r3, [r6, #0]
 800488e:	6820      	ldr	r0, [r4, #0]
 8004890:	1d19      	adds	r1, r3, #4
 8004892:	6031      	str	r1, [r6, #0]
 8004894:	0606      	lsls	r6, r0, #24
 8004896:	d501      	bpl.n	800489c <_printf_i+0xbc>
 8004898:	681d      	ldr	r5, [r3, #0]
 800489a:	e003      	b.n	80048a4 <_printf_i+0xc4>
 800489c:	0645      	lsls	r5, r0, #25
 800489e:	d5fb      	bpl.n	8004898 <_printf_i+0xb8>
 80048a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048a4:	2d00      	cmp	r5, #0
 80048a6:	da03      	bge.n	80048b0 <_printf_i+0xd0>
 80048a8:	232d      	movs	r3, #45	@ 0x2d
 80048aa:	426d      	negs	r5, r5
 80048ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048b0:	4858      	ldr	r0, [pc, #352]	@ (8004a14 <_printf_i+0x234>)
 80048b2:	230a      	movs	r3, #10
 80048b4:	e011      	b.n	80048da <_printf_i+0xfa>
 80048b6:	6821      	ldr	r1, [r4, #0]
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	0608      	lsls	r0, r1, #24
 80048bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80048c0:	d402      	bmi.n	80048c8 <_printf_i+0xe8>
 80048c2:	0649      	lsls	r1, r1, #25
 80048c4:	bf48      	it	mi
 80048c6:	b2ad      	uxthmi	r5, r5
 80048c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80048ca:	4852      	ldr	r0, [pc, #328]	@ (8004a14 <_printf_i+0x234>)
 80048cc:	6033      	str	r3, [r6, #0]
 80048ce:	bf14      	ite	ne
 80048d0:	230a      	movne	r3, #10
 80048d2:	2308      	moveq	r3, #8
 80048d4:	2100      	movs	r1, #0
 80048d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048da:	6866      	ldr	r6, [r4, #4]
 80048dc:	60a6      	str	r6, [r4, #8]
 80048de:	2e00      	cmp	r6, #0
 80048e0:	db05      	blt.n	80048ee <_printf_i+0x10e>
 80048e2:	6821      	ldr	r1, [r4, #0]
 80048e4:	432e      	orrs	r6, r5
 80048e6:	f021 0104 	bic.w	r1, r1, #4
 80048ea:	6021      	str	r1, [r4, #0]
 80048ec:	d04b      	beq.n	8004986 <_printf_i+0x1a6>
 80048ee:	4616      	mov	r6, r2
 80048f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80048f4:	fb03 5711 	mls	r7, r3, r1, r5
 80048f8:	5dc7      	ldrb	r7, [r0, r7]
 80048fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048fe:	462f      	mov	r7, r5
 8004900:	42bb      	cmp	r3, r7
 8004902:	460d      	mov	r5, r1
 8004904:	d9f4      	bls.n	80048f0 <_printf_i+0x110>
 8004906:	2b08      	cmp	r3, #8
 8004908:	d10b      	bne.n	8004922 <_printf_i+0x142>
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	07df      	lsls	r7, r3, #31
 800490e:	d508      	bpl.n	8004922 <_printf_i+0x142>
 8004910:	6923      	ldr	r3, [r4, #16]
 8004912:	6861      	ldr	r1, [r4, #4]
 8004914:	4299      	cmp	r1, r3
 8004916:	bfde      	ittt	le
 8004918:	2330      	movle	r3, #48	@ 0x30
 800491a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800491e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004922:	1b92      	subs	r2, r2, r6
 8004924:	6122      	str	r2, [r4, #16]
 8004926:	f8cd a000 	str.w	sl, [sp]
 800492a:	464b      	mov	r3, r9
 800492c:	aa03      	add	r2, sp, #12
 800492e:	4621      	mov	r1, r4
 8004930:	4640      	mov	r0, r8
 8004932:	f7ff fee7 	bl	8004704 <_printf_common>
 8004936:	3001      	adds	r0, #1
 8004938:	d14a      	bne.n	80049d0 <_printf_i+0x1f0>
 800493a:	f04f 30ff 	mov.w	r0, #4294967295
 800493e:	b004      	add	sp, #16
 8004940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	f043 0320 	orr.w	r3, r3, #32
 800494a:	6023      	str	r3, [r4, #0]
 800494c:	4832      	ldr	r0, [pc, #200]	@ (8004a18 <_printf_i+0x238>)
 800494e:	2778      	movs	r7, #120	@ 0x78
 8004950:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	6831      	ldr	r1, [r6, #0]
 8004958:	061f      	lsls	r7, r3, #24
 800495a:	f851 5b04 	ldr.w	r5, [r1], #4
 800495e:	d402      	bmi.n	8004966 <_printf_i+0x186>
 8004960:	065f      	lsls	r7, r3, #25
 8004962:	bf48      	it	mi
 8004964:	b2ad      	uxthmi	r5, r5
 8004966:	6031      	str	r1, [r6, #0]
 8004968:	07d9      	lsls	r1, r3, #31
 800496a:	bf44      	itt	mi
 800496c:	f043 0320 	orrmi.w	r3, r3, #32
 8004970:	6023      	strmi	r3, [r4, #0]
 8004972:	b11d      	cbz	r5, 800497c <_printf_i+0x19c>
 8004974:	2310      	movs	r3, #16
 8004976:	e7ad      	b.n	80048d4 <_printf_i+0xf4>
 8004978:	4826      	ldr	r0, [pc, #152]	@ (8004a14 <_printf_i+0x234>)
 800497a:	e7e9      	b.n	8004950 <_printf_i+0x170>
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	f023 0320 	bic.w	r3, r3, #32
 8004982:	6023      	str	r3, [r4, #0]
 8004984:	e7f6      	b.n	8004974 <_printf_i+0x194>
 8004986:	4616      	mov	r6, r2
 8004988:	e7bd      	b.n	8004906 <_printf_i+0x126>
 800498a:	6833      	ldr	r3, [r6, #0]
 800498c:	6825      	ldr	r5, [r4, #0]
 800498e:	6961      	ldr	r1, [r4, #20]
 8004990:	1d18      	adds	r0, r3, #4
 8004992:	6030      	str	r0, [r6, #0]
 8004994:	062e      	lsls	r6, r5, #24
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	d501      	bpl.n	800499e <_printf_i+0x1be>
 800499a:	6019      	str	r1, [r3, #0]
 800499c:	e002      	b.n	80049a4 <_printf_i+0x1c4>
 800499e:	0668      	lsls	r0, r5, #25
 80049a0:	d5fb      	bpl.n	800499a <_printf_i+0x1ba>
 80049a2:	8019      	strh	r1, [r3, #0]
 80049a4:	2300      	movs	r3, #0
 80049a6:	6123      	str	r3, [r4, #16]
 80049a8:	4616      	mov	r6, r2
 80049aa:	e7bc      	b.n	8004926 <_printf_i+0x146>
 80049ac:	6833      	ldr	r3, [r6, #0]
 80049ae:	1d1a      	adds	r2, r3, #4
 80049b0:	6032      	str	r2, [r6, #0]
 80049b2:	681e      	ldr	r6, [r3, #0]
 80049b4:	6862      	ldr	r2, [r4, #4]
 80049b6:	2100      	movs	r1, #0
 80049b8:	4630      	mov	r0, r6
 80049ba:	f7fb fc29 	bl	8000210 <memchr>
 80049be:	b108      	cbz	r0, 80049c4 <_printf_i+0x1e4>
 80049c0:	1b80      	subs	r0, r0, r6
 80049c2:	6060      	str	r0, [r4, #4]
 80049c4:	6863      	ldr	r3, [r4, #4]
 80049c6:	6123      	str	r3, [r4, #16]
 80049c8:	2300      	movs	r3, #0
 80049ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049ce:	e7aa      	b.n	8004926 <_printf_i+0x146>
 80049d0:	6923      	ldr	r3, [r4, #16]
 80049d2:	4632      	mov	r2, r6
 80049d4:	4649      	mov	r1, r9
 80049d6:	4640      	mov	r0, r8
 80049d8:	47d0      	blx	sl
 80049da:	3001      	adds	r0, #1
 80049dc:	d0ad      	beq.n	800493a <_printf_i+0x15a>
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	079b      	lsls	r3, r3, #30
 80049e2:	d413      	bmi.n	8004a0c <_printf_i+0x22c>
 80049e4:	68e0      	ldr	r0, [r4, #12]
 80049e6:	9b03      	ldr	r3, [sp, #12]
 80049e8:	4298      	cmp	r0, r3
 80049ea:	bfb8      	it	lt
 80049ec:	4618      	movlt	r0, r3
 80049ee:	e7a6      	b.n	800493e <_printf_i+0x15e>
 80049f0:	2301      	movs	r3, #1
 80049f2:	4632      	mov	r2, r6
 80049f4:	4649      	mov	r1, r9
 80049f6:	4640      	mov	r0, r8
 80049f8:	47d0      	blx	sl
 80049fa:	3001      	adds	r0, #1
 80049fc:	d09d      	beq.n	800493a <_printf_i+0x15a>
 80049fe:	3501      	adds	r5, #1
 8004a00:	68e3      	ldr	r3, [r4, #12]
 8004a02:	9903      	ldr	r1, [sp, #12]
 8004a04:	1a5b      	subs	r3, r3, r1
 8004a06:	42ab      	cmp	r3, r5
 8004a08:	dcf2      	bgt.n	80049f0 <_printf_i+0x210>
 8004a0a:	e7eb      	b.n	80049e4 <_printf_i+0x204>
 8004a0c:	2500      	movs	r5, #0
 8004a0e:	f104 0619 	add.w	r6, r4, #25
 8004a12:	e7f5      	b.n	8004a00 <_printf_i+0x220>
 8004a14:	08006d16 	.word	0x08006d16
 8004a18:	08006d27 	.word	0x08006d27

08004a1c <std>:
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	b510      	push	{r4, lr}
 8004a20:	4604      	mov	r4, r0
 8004a22:	e9c0 3300 	strd	r3, r3, [r0]
 8004a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a2a:	6083      	str	r3, [r0, #8]
 8004a2c:	8181      	strh	r1, [r0, #12]
 8004a2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a30:	81c2      	strh	r2, [r0, #14]
 8004a32:	6183      	str	r3, [r0, #24]
 8004a34:	4619      	mov	r1, r3
 8004a36:	2208      	movs	r2, #8
 8004a38:	305c      	adds	r0, #92	@ 0x5c
 8004a3a:	f000 f9f9 	bl	8004e30 <memset>
 8004a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a74 <std+0x58>)
 8004a40:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a42:	4b0d      	ldr	r3, [pc, #52]	@ (8004a78 <std+0x5c>)
 8004a44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a46:	4b0d      	ldr	r3, [pc, #52]	@ (8004a7c <std+0x60>)
 8004a48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a80 <std+0x64>)
 8004a4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a84 <std+0x68>)
 8004a50:	6224      	str	r4, [r4, #32]
 8004a52:	429c      	cmp	r4, r3
 8004a54:	d006      	beq.n	8004a64 <std+0x48>
 8004a56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a5a:	4294      	cmp	r4, r2
 8004a5c:	d002      	beq.n	8004a64 <std+0x48>
 8004a5e:	33d0      	adds	r3, #208	@ 0xd0
 8004a60:	429c      	cmp	r4, r3
 8004a62:	d105      	bne.n	8004a70 <std+0x54>
 8004a64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a6c:	f000 ba5c 	b.w	8004f28 <__retarget_lock_init_recursive>
 8004a70:	bd10      	pop	{r4, pc}
 8004a72:	bf00      	nop
 8004a74:	08004c81 	.word	0x08004c81
 8004a78:	08004ca3 	.word	0x08004ca3
 8004a7c:	08004cdb 	.word	0x08004cdb
 8004a80:	08004cff 	.word	0x08004cff
 8004a84:	200002ac 	.word	0x200002ac

08004a88 <stdio_exit_handler>:
 8004a88:	4a02      	ldr	r2, [pc, #8]	@ (8004a94 <stdio_exit_handler+0xc>)
 8004a8a:	4903      	ldr	r1, [pc, #12]	@ (8004a98 <stdio_exit_handler+0x10>)
 8004a8c:	4803      	ldr	r0, [pc, #12]	@ (8004a9c <stdio_exit_handler+0x14>)
 8004a8e:	f000 b869 	b.w	8004b64 <_fwalk_sglue>
 8004a92:	bf00      	nop
 8004a94:	2000000c 	.word	0x2000000c
 8004a98:	08006861 	.word	0x08006861
 8004a9c:	2000001c 	.word	0x2000001c

08004aa0 <cleanup_stdio>:
 8004aa0:	6841      	ldr	r1, [r0, #4]
 8004aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <cleanup_stdio+0x34>)
 8004aa4:	4299      	cmp	r1, r3
 8004aa6:	b510      	push	{r4, lr}
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	d001      	beq.n	8004ab0 <cleanup_stdio+0x10>
 8004aac:	f001 fed8 	bl	8006860 <_fflush_r>
 8004ab0:	68a1      	ldr	r1, [r4, #8]
 8004ab2:	4b09      	ldr	r3, [pc, #36]	@ (8004ad8 <cleanup_stdio+0x38>)
 8004ab4:	4299      	cmp	r1, r3
 8004ab6:	d002      	beq.n	8004abe <cleanup_stdio+0x1e>
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f001 fed1 	bl	8006860 <_fflush_r>
 8004abe:	68e1      	ldr	r1, [r4, #12]
 8004ac0:	4b06      	ldr	r3, [pc, #24]	@ (8004adc <cleanup_stdio+0x3c>)
 8004ac2:	4299      	cmp	r1, r3
 8004ac4:	d004      	beq.n	8004ad0 <cleanup_stdio+0x30>
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004acc:	f001 bec8 	b.w	8006860 <_fflush_r>
 8004ad0:	bd10      	pop	{r4, pc}
 8004ad2:	bf00      	nop
 8004ad4:	200002ac 	.word	0x200002ac
 8004ad8:	20000314 	.word	0x20000314
 8004adc:	2000037c 	.word	0x2000037c

08004ae0 <global_stdio_init.part.0>:
 8004ae0:	b510      	push	{r4, lr}
 8004ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8004b10 <global_stdio_init.part.0+0x30>)
 8004ae4:	4c0b      	ldr	r4, [pc, #44]	@ (8004b14 <global_stdio_init.part.0+0x34>)
 8004ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8004b18 <global_stdio_init.part.0+0x38>)
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	4620      	mov	r0, r4
 8004aec:	2200      	movs	r2, #0
 8004aee:	2104      	movs	r1, #4
 8004af0:	f7ff ff94 	bl	8004a1c <std>
 8004af4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004af8:	2201      	movs	r2, #1
 8004afa:	2109      	movs	r1, #9
 8004afc:	f7ff ff8e 	bl	8004a1c <std>
 8004b00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b04:	2202      	movs	r2, #2
 8004b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b0a:	2112      	movs	r1, #18
 8004b0c:	f7ff bf86 	b.w	8004a1c <std>
 8004b10:	200003e4 	.word	0x200003e4
 8004b14:	200002ac 	.word	0x200002ac
 8004b18:	08004a89 	.word	0x08004a89

08004b1c <__sfp_lock_acquire>:
 8004b1c:	4801      	ldr	r0, [pc, #4]	@ (8004b24 <__sfp_lock_acquire+0x8>)
 8004b1e:	f000 ba04 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 8004b22:	bf00      	nop
 8004b24:	200003ed 	.word	0x200003ed

08004b28 <__sfp_lock_release>:
 8004b28:	4801      	ldr	r0, [pc, #4]	@ (8004b30 <__sfp_lock_release+0x8>)
 8004b2a:	f000 b9ff 	b.w	8004f2c <__retarget_lock_release_recursive>
 8004b2e:	bf00      	nop
 8004b30:	200003ed 	.word	0x200003ed

08004b34 <__sinit>:
 8004b34:	b510      	push	{r4, lr}
 8004b36:	4604      	mov	r4, r0
 8004b38:	f7ff fff0 	bl	8004b1c <__sfp_lock_acquire>
 8004b3c:	6a23      	ldr	r3, [r4, #32]
 8004b3e:	b11b      	cbz	r3, 8004b48 <__sinit+0x14>
 8004b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b44:	f7ff bff0 	b.w	8004b28 <__sfp_lock_release>
 8004b48:	4b04      	ldr	r3, [pc, #16]	@ (8004b5c <__sinit+0x28>)
 8004b4a:	6223      	str	r3, [r4, #32]
 8004b4c:	4b04      	ldr	r3, [pc, #16]	@ (8004b60 <__sinit+0x2c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1f5      	bne.n	8004b40 <__sinit+0xc>
 8004b54:	f7ff ffc4 	bl	8004ae0 <global_stdio_init.part.0>
 8004b58:	e7f2      	b.n	8004b40 <__sinit+0xc>
 8004b5a:	bf00      	nop
 8004b5c:	08004aa1 	.word	0x08004aa1
 8004b60:	200003e4 	.word	0x200003e4

08004b64 <_fwalk_sglue>:
 8004b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b68:	4607      	mov	r7, r0
 8004b6a:	4688      	mov	r8, r1
 8004b6c:	4614      	mov	r4, r2
 8004b6e:	2600      	movs	r6, #0
 8004b70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b74:	f1b9 0901 	subs.w	r9, r9, #1
 8004b78:	d505      	bpl.n	8004b86 <_fwalk_sglue+0x22>
 8004b7a:	6824      	ldr	r4, [r4, #0]
 8004b7c:	2c00      	cmp	r4, #0
 8004b7e:	d1f7      	bne.n	8004b70 <_fwalk_sglue+0xc>
 8004b80:	4630      	mov	r0, r6
 8004b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b86:	89ab      	ldrh	r3, [r5, #12]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d907      	bls.n	8004b9c <_fwalk_sglue+0x38>
 8004b8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b90:	3301      	adds	r3, #1
 8004b92:	d003      	beq.n	8004b9c <_fwalk_sglue+0x38>
 8004b94:	4629      	mov	r1, r5
 8004b96:	4638      	mov	r0, r7
 8004b98:	47c0      	blx	r8
 8004b9a:	4306      	orrs	r6, r0
 8004b9c:	3568      	adds	r5, #104	@ 0x68
 8004b9e:	e7e9      	b.n	8004b74 <_fwalk_sglue+0x10>

08004ba0 <iprintf>:
 8004ba0:	b40f      	push	{r0, r1, r2, r3}
 8004ba2:	b507      	push	{r0, r1, r2, lr}
 8004ba4:	4906      	ldr	r1, [pc, #24]	@ (8004bc0 <iprintf+0x20>)
 8004ba6:	ab04      	add	r3, sp, #16
 8004ba8:	6808      	ldr	r0, [r1, #0]
 8004baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bae:	6881      	ldr	r1, [r0, #8]
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	f001 fcb9 	bl	8006528 <_vfiprintf_r>
 8004bb6:	b003      	add	sp, #12
 8004bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bbc:	b004      	add	sp, #16
 8004bbe:	4770      	bx	lr
 8004bc0:	20000018 	.word	0x20000018

08004bc4 <_puts_r>:
 8004bc4:	6a03      	ldr	r3, [r0, #32]
 8004bc6:	b570      	push	{r4, r5, r6, lr}
 8004bc8:	6884      	ldr	r4, [r0, #8]
 8004bca:	4605      	mov	r5, r0
 8004bcc:	460e      	mov	r6, r1
 8004bce:	b90b      	cbnz	r3, 8004bd4 <_puts_r+0x10>
 8004bd0:	f7ff ffb0 	bl	8004b34 <__sinit>
 8004bd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bd6:	07db      	lsls	r3, r3, #31
 8004bd8:	d405      	bmi.n	8004be6 <_puts_r+0x22>
 8004bda:	89a3      	ldrh	r3, [r4, #12]
 8004bdc:	0598      	lsls	r0, r3, #22
 8004bde:	d402      	bmi.n	8004be6 <_puts_r+0x22>
 8004be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004be2:	f000 f9a2 	bl	8004f2a <__retarget_lock_acquire_recursive>
 8004be6:	89a3      	ldrh	r3, [r4, #12]
 8004be8:	0719      	lsls	r1, r3, #28
 8004bea:	d502      	bpl.n	8004bf2 <_puts_r+0x2e>
 8004bec:	6923      	ldr	r3, [r4, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d135      	bne.n	8004c5e <_puts_r+0x9a>
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	f000 f8c5 	bl	8004d84 <__swsetup_r>
 8004bfa:	b380      	cbz	r0, 8004c5e <_puts_r+0x9a>
 8004bfc:	f04f 35ff 	mov.w	r5, #4294967295
 8004c00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c02:	07da      	lsls	r2, r3, #31
 8004c04:	d405      	bmi.n	8004c12 <_puts_r+0x4e>
 8004c06:	89a3      	ldrh	r3, [r4, #12]
 8004c08:	059b      	lsls	r3, r3, #22
 8004c0a:	d402      	bmi.n	8004c12 <_puts_r+0x4e>
 8004c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c0e:	f000 f98d 	bl	8004f2c <__retarget_lock_release_recursive>
 8004c12:	4628      	mov	r0, r5
 8004c14:	bd70      	pop	{r4, r5, r6, pc}
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da04      	bge.n	8004c24 <_puts_r+0x60>
 8004c1a:	69a2      	ldr	r2, [r4, #24]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	dc17      	bgt.n	8004c50 <_puts_r+0x8c>
 8004c20:	290a      	cmp	r1, #10
 8004c22:	d015      	beq.n	8004c50 <_puts_r+0x8c>
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	6022      	str	r2, [r4, #0]
 8004c2a:	7019      	strb	r1, [r3, #0]
 8004c2c:	68a3      	ldr	r3, [r4, #8]
 8004c2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c32:	3b01      	subs	r3, #1
 8004c34:	60a3      	str	r3, [r4, #8]
 8004c36:	2900      	cmp	r1, #0
 8004c38:	d1ed      	bne.n	8004c16 <_puts_r+0x52>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	da11      	bge.n	8004c62 <_puts_r+0x9e>
 8004c3e:	4622      	mov	r2, r4
 8004c40:	210a      	movs	r1, #10
 8004c42:	4628      	mov	r0, r5
 8004c44:	f000 f85f 	bl	8004d06 <__swbuf_r>
 8004c48:	3001      	adds	r0, #1
 8004c4a:	d0d7      	beq.n	8004bfc <_puts_r+0x38>
 8004c4c:	250a      	movs	r5, #10
 8004c4e:	e7d7      	b.n	8004c00 <_puts_r+0x3c>
 8004c50:	4622      	mov	r2, r4
 8004c52:	4628      	mov	r0, r5
 8004c54:	f000 f857 	bl	8004d06 <__swbuf_r>
 8004c58:	3001      	adds	r0, #1
 8004c5a:	d1e7      	bne.n	8004c2c <_puts_r+0x68>
 8004c5c:	e7ce      	b.n	8004bfc <_puts_r+0x38>
 8004c5e:	3e01      	subs	r6, #1
 8004c60:	e7e4      	b.n	8004c2c <_puts_r+0x68>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	6022      	str	r2, [r4, #0]
 8004c68:	220a      	movs	r2, #10
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	e7ee      	b.n	8004c4c <_puts_r+0x88>
	...

08004c70 <puts>:
 8004c70:	4b02      	ldr	r3, [pc, #8]	@ (8004c7c <puts+0xc>)
 8004c72:	4601      	mov	r1, r0
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	f7ff bfa5 	b.w	8004bc4 <_puts_r>
 8004c7a:	bf00      	nop
 8004c7c:	20000018 	.word	0x20000018

08004c80 <__sread>:
 8004c80:	b510      	push	{r4, lr}
 8004c82:	460c      	mov	r4, r1
 8004c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c88:	f000 f900 	bl	8004e8c <_read_r>
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	bfab      	itete	ge
 8004c90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c92:	89a3      	ldrhlt	r3, [r4, #12]
 8004c94:	181b      	addge	r3, r3, r0
 8004c96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c9a:	bfac      	ite	ge
 8004c9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c9e:	81a3      	strhlt	r3, [r4, #12]
 8004ca0:	bd10      	pop	{r4, pc}

08004ca2 <__swrite>:
 8004ca2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ca6:	461f      	mov	r7, r3
 8004ca8:	898b      	ldrh	r3, [r1, #12]
 8004caa:	05db      	lsls	r3, r3, #23
 8004cac:	4605      	mov	r5, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	4616      	mov	r6, r2
 8004cb2:	d505      	bpl.n	8004cc0 <__swrite+0x1e>
 8004cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cb8:	2302      	movs	r3, #2
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f000 f8d4 	bl	8004e68 <_lseek_r>
 8004cc0:	89a3      	ldrh	r3, [r4, #12]
 8004cc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cca:	81a3      	strh	r3, [r4, #12]
 8004ccc:	4632      	mov	r2, r6
 8004cce:	463b      	mov	r3, r7
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd6:	f000 b8eb 	b.w	8004eb0 <_write_r>

08004cda <__sseek>:
 8004cda:	b510      	push	{r4, lr}
 8004cdc:	460c      	mov	r4, r1
 8004cde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce2:	f000 f8c1 	bl	8004e68 <_lseek_r>
 8004ce6:	1c43      	adds	r3, r0, #1
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	bf15      	itete	ne
 8004cec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004cee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004cf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004cf6:	81a3      	strheq	r3, [r4, #12]
 8004cf8:	bf18      	it	ne
 8004cfa:	81a3      	strhne	r3, [r4, #12]
 8004cfc:	bd10      	pop	{r4, pc}

08004cfe <__sclose>:
 8004cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d02:	f000 b8a1 	b.w	8004e48 <_close_r>

08004d06 <__swbuf_r>:
 8004d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d08:	460e      	mov	r6, r1
 8004d0a:	4614      	mov	r4, r2
 8004d0c:	4605      	mov	r5, r0
 8004d0e:	b118      	cbz	r0, 8004d18 <__swbuf_r+0x12>
 8004d10:	6a03      	ldr	r3, [r0, #32]
 8004d12:	b90b      	cbnz	r3, 8004d18 <__swbuf_r+0x12>
 8004d14:	f7ff ff0e 	bl	8004b34 <__sinit>
 8004d18:	69a3      	ldr	r3, [r4, #24]
 8004d1a:	60a3      	str	r3, [r4, #8]
 8004d1c:	89a3      	ldrh	r3, [r4, #12]
 8004d1e:	071a      	lsls	r2, r3, #28
 8004d20:	d501      	bpl.n	8004d26 <__swbuf_r+0x20>
 8004d22:	6923      	ldr	r3, [r4, #16]
 8004d24:	b943      	cbnz	r3, 8004d38 <__swbuf_r+0x32>
 8004d26:	4621      	mov	r1, r4
 8004d28:	4628      	mov	r0, r5
 8004d2a:	f000 f82b 	bl	8004d84 <__swsetup_r>
 8004d2e:	b118      	cbz	r0, 8004d38 <__swbuf_r+0x32>
 8004d30:	f04f 37ff 	mov.w	r7, #4294967295
 8004d34:	4638      	mov	r0, r7
 8004d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d38:	6823      	ldr	r3, [r4, #0]
 8004d3a:	6922      	ldr	r2, [r4, #16]
 8004d3c:	1a98      	subs	r0, r3, r2
 8004d3e:	6963      	ldr	r3, [r4, #20]
 8004d40:	b2f6      	uxtb	r6, r6
 8004d42:	4283      	cmp	r3, r0
 8004d44:	4637      	mov	r7, r6
 8004d46:	dc05      	bgt.n	8004d54 <__swbuf_r+0x4e>
 8004d48:	4621      	mov	r1, r4
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	f001 fd88 	bl	8006860 <_fflush_r>
 8004d50:	2800      	cmp	r0, #0
 8004d52:	d1ed      	bne.n	8004d30 <__swbuf_r+0x2a>
 8004d54:	68a3      	ldr	r3, [r4, #8]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	60a3      	str	r3, [r4, #8]
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	6022      	str	r2, [r4, #0]
 8004d60:	701e      	strb	r6, [r3, #0]
 8004d62:	6962      	ldr	r2, [r4, #20]
 8004d64:	1c43      	adds	r3, r0, #1
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d004      	beq.n	8004d74 <__swbuf_r+0x6e>
 8004d6a:	89a3      	ldrh	r3, [r4, #12]
 8004d6c:	07db      	lsls	r3, r3, #31
 8004d6e:	d5e1      	bpl.n	8004d34 <__swbuf_r+0x2e>
 8004d70:	2e0a      	cmp	r6, #10
 8004d72:	d1df      	bne.n	8004d34 <__swbuf_r+0x2e>
 8004d74:	4621      	mov	r1, r4
 8004d76:	4628      	mov	r0, r5
 8004d78:	f001 fd72 	bl	8006860 <_fflush_r>
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	d0d9      	beq.n	8004d34 <__swbuf_r+0x2e>
 8004d80:	e7d6      	b.n	8004d30 <__swbuf_r+0x2a>
	...

08004d84 <__swsetup_r>:
 8004d84:	b538      	push	{r3, r4, r5, lr}
 8004d86:	4b29      	ldr	r3, [pc, #164]	@ (8004e2c <__swsetup_r+0xa8>)
 8004d88:	4605      	mov	r5, r0
 8004d8a:	6818      	ldr	r0, [r3, #0]
 8004d8c:	460c      	mov	r4, r1
 8004d8e:	b118      	cbz	r0, 8004d98 <__swsetup_r+0x14>
 8004d90:	6a03      	ldr	r3, [r0, #32]
 8004d92:	b90b      	cbnz	r3, 8004d98 <__swsetup_r+0x14>
 8004d94:	f7ff fece 	bl	8004b34 <__sinit>
 8004d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d9c:	0719      	lsls	r1, r3, #28
 8004d9e:	d422      	bmi.n	8004de6 <__swsetup_r+0x62>
 8004da0:	06da      	lsls	r2, r3, #27
 8004da2:	d407      	bmi.n	8004db4 <__swsetup_r+0x30>
 8004da4:	2209      	movs	r2, #9
 8004da6:	602a      	str	r2, [r5, #0]
 8004da8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dac:	81a3      	strh	r3, [r4, #12]
 8004dae:	f04f 30ff 	mov.w	r0, #4294967295
 8004db2:	e033      	b.n	8004e1c <__swsetup_r+0x98>
 8004db4:	0758      	lsls	r0, r3, #29
 8004db6:	d512      	bpl.n	8004dde <__swsetup_r+0x5a>
 8004db8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004dba:	b141      	cbz	r1, 8004dce <__swsetup_r+0x4a>
 8004dbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dc0:	4299      	cmp	r1, r3
 8004dc2:	d002      	beq.n	8004dca <__swsetup_r+0x46>
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	f000 ff0b 	bl	8005be0 <_free_r>
 8004dca:	2300      	movs	r3, #0
 8004dcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8004dce:	89a3      	ldrh	r3, [r4, #12]
 8004dd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004dd4:	81a3      	strh	r3, [r4, #12]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	6063      	str	r3, [r4, #4]
 8004dda:	6923      	ldr	r3, [r4, #16]
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	89a3      	ldrh	r3, [r4, #12]
 8004de0:	f043 0308 	orr.w	r3, r3, #8
 8004de4:	81a3      	strh	r3, [r4, #12]
 8004de6:	6923      	ldr	r3, [r4, #16]
 8004de8:	b94b      	cbnz	r3, 8004dfe <__swsetup_r+0x7a>
 8004dea:	89a3      	ldrh	r3, [r4, #12]
 8004dec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004df4:	d003      	beq.n	8004dfe <__swsetup_r+0x7a>
 8004df6:	4621      	mov	r1, r4
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f001 fd7f 	bl	80068fc <__smakebuf_r>
 8004dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e02:	f013 0201 	ands.w	r2, r3, #1
 8004e06:	d00a      	beq.n	8004e1e <__swsetup_r+0x9a>
 8004e08:	2200      	movs	r2, #0
 8004e0a:	60a2      	str	r2, [r4, #8]
 8004e0c:	6962      	ldr	r2, [r4, #20]
 8004e0e:	4252      	negs	r2, r2
 8004e10:	61a2      	str	r2, [r4, #24]
 8004e12:	6922      	ldr	r2, [r4, #16]
 8004e14:	b942      	cbnz	r2, 8004e28 <__swsetup_r+0xa4>
 8004e16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004e1a:	d1c5      	bne.n	8004da8 <__swsetup_r+0x24>
 8004e1c:	bd38      	pop	{r3, r4, r5, pc}
 8004e1e:	0799      	lsls	r1, r3, #30
 8004e20:	bf58      	it	pl
 8004e22:	6962      	ldrpl	r2, [r4, #20]
 8004e24:	60a2      	str	r2, [r4, #8]
 8004e26:	e7f4      	b.n	8004e12 <__swsetup_r+0x8e>
 8004e28:	2000      	movs	r0, #0
 8004e2a:	e7f7      	b.n	8004e1c <__swsetup_r+0x98>
 8004e2c:	20000018 	.word	0x20000018

08004e30 <memset>:
 8004e30:	4402      	add	r2, r0
 8004e32:	4603      	mov	r3, r0
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d100      	bne.n	8004e3a <memset+0xa>
 8004e38:	4770      	bx	lr
 8004e3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e3e:	e7f9      	b.n	8004e34 <memset+0x4>

08004e40 <_localeconv_r>:
 8004e40:	4800      	ldr	r0, [pc, #0]	@ (8004e44 <_localeconv_r+0x4>)
 8004e42:	4770      	bx	lr
 8004e44:	20000158 	.word	0x20000158

08004e48 <_close_r>:
 8004e48:	b538      	push	{r3, r4, r5, lr}
 8004e4a:	4d06      	ldr	r5, [pc, #24]	@ (8004e64 <_close_r+0x1c>)
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	4604      	mov	r4, r0
 8004e50:	4608      	mov	r0, r1
 8004e52:	602b      	str	r3, [r5, #0]
 8004e54:	f7fc fd15 	bl	8001882 <_close>
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	d102      	bne.n	8004e62 <_close_r+0x1a>
 8004e5c:	682b      	ldr	r3, [r5, #0]
 8004e5e:	b103      	cbz	r3, 8004e62 <_close_r+0x1a>
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	200003e8 	.word	0x200003e8

08004e68 <_lseek_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4d07      	ldr	r5, [pc, #28]	@ (8004e88 <_lseek_r+0x20>)
 8004e6c:	4604      	mov	r4, r0
 8004e6e:	4608      	mov	r0, r1
 8004e70:	4611      	mov	r1, r2
 8004e72:	2200      	movs	r2, #0
 8004e74:	602a      	str	r2, [r5, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f7fc fd2a 	bl	80018d0 <_lseek>
 8004e7c:	1c43      	adds	r3, r0, #1
 8004e7e:	d102      	bne.n	8004e86 <_lseek_r+0x1e>
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	b103      	cbz	r3, 8004e86 <_lseek_r+0x1e>
 8004e84:	6023      	str	r3, [r4, #0]
 8004e86:	bd38      	pop	{r3, r4, r5, pc}
 8004e88:	200003e8 	.word	0x200003e8

08004e8c <_read_r>:
 8004e8c:	b538      	push	{r3, r4, r5, lr}
 8004e8e:	4d07      	ldr	r5, [pc, #28]	@ (8004eac <_read_r+0x20>)
 8004e90:	4604      	mov	r4, r0
 8004e92:	4608      	mov	r0, r1
 8004e94:	4611      	mov	r1, r2
 8004e96:	2200      	movs	r2, #0
 8004e98:	602a      	str	r2, [r5, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	f7fc fcd4 	bl	8001848 <_read>
 8004ea0:	1c43      	adds	r3, r0, #1
 8004ea2:	d102      	bne.n	8004eaa <_read_r+0x1e>
 8004ea4:	682b      	ldr	r3, [r5, #0]
 8004ea6:	b103      	cbz	r3, 8004eaa <_read_r+0x1e>
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	bd38      	pop	{r3, r4, r5, pc}
 8004eac:	200003e8 	.word	0x200003e8

08004eb0 <_write_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4d07      	ldr	r5, [pc, #28]	@ (8004ed0 <_write_r+0x20>)
 8004eb4:	4604      	mov	r4, r0
 8004eb6:	4608      	mov	r0, r1
 8004eb8:	4611      	mov	r1, r2
 8004eba:	2200      	movs	r2, #0
 8004ebc:	602a      	str	r2, [r5, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	f7fc fb96 	bl	80015f0 <_write>
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d102      	bne.n	8004ece <_write_r+0x1e>
 8004ec8:	682b      	ldr	r3, [r5, #0]
 8004eca:	b103      	cbz	r3, 8004ece <_write_r+0x1e>
 8004ecc:	6023      	str	r3, [r4, #0]
 8004ece:	bd38      	pop	{r3, r4, r5, pc}
 8004ed0:	200003e8 	.word	0x200003e8

08004ed4 <__errno>:
 8004ed4:	4b01      	ldr	r3, [pc, #4]	@ (8004edc <__errno+0x8>)
 8004ed6:	6818      	ldr	r0, [r3, #0]
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20000018 	.word	0x20000018

08004ee0 <__libc_init_array>:
 8004ee0:	b570      	push	{r4, r5, r6, lr}
 8004ee2:	4d0d      	ldr	r5, [pc, #52]	@ (8004f18 <__libc_init_array+0x38>)
 8004ee4:	4c0d      	ldr	r4, [pc, #52]	@ (8004f1c <__libc_init_array+0x3c>)
 8004ee6:	1b64      	subs	r4, r4, r5
 8004ee8:	10a4      	asrs	r4, r4, #2
 8004eea:	2600      	movs	r6, #0
 8004eec:	42a6      	cmp	r6, r4
 8004eee:	d109      	bne.n	8004f04 <__libc_init_array+0x24>
 8004ef0:	4d0b      	ldr	r5, [pc, #44]	@ (8004f20 <__libc_init_array+0x40>)
 8004ef2:	4c0c      	ldr	r4, [pc, #48]	@ (8004f24 <__libc_init_array+0x44>)
 8004ef4:	f001 fe2e 	bl	8006b54 <_init>
 8004ef8:	1b64      	subs	r4, r4, r5
 8004efa:	10a4      	asrs	r4, r4, #2
 8004efc:	2600      	movs	r6, #0
 8004efe:	42a6      	cmp	r6, r4
 8004f00:	d105      	bne.n	8004f0e <__libc_init_array+0x2e>
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
 8004f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f08:	4798      	blx	r3
 8004f0a:	3601      	adds	r6, #1
 8004f0c:	e7ee      	b.n	8004eec <__libc_init_array+0xc>
 8004f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f12:	4798      	blx	r3
 8004f14:	3601      	adds	r6, #1
 8004f16:	e7f2      	b.n	8004efe <__libc_init_array+0x1e>
 8004f18:	08007084 	.word	0x08007084
 8004f1c:	08007084 	.word	0x08007084
 8004f20:	08007084 	.word	0x08007084
 8004f24:	08007088 	.word	0x08007088

08004f28 <__retarget_lock_init_recursive>:
 8004f28:	4770      	bx	lr

08004f2a <__retarget_lock_acquire_recursive>:
 8004f2a:	4770      	bx	lr

08004f2c <__retarget_lock_release_recursive>:
 8004f2c:	4770      	bx	lr

08004f2e <quorem>:
 8004f2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f32:	6903      	ldr	r3, [r0, #16]
 8004f34:	690c      	ldr	r4, [r1, #16]
 8004f36:	42a3      	cmp	r3, r4
 8004f38:	4607      	mov	r7, r0
 8004f3a:	db7e      	blt.n	800503a <quorem+0x10c>
 8004f3c:	3c01      	subs	r4, #1
 8004f3e:	f101 0814 	add.w	r8, r1, #20
 8004f42:	00a3      	lsls	r3, r4, #2
 8004f44:	f100 0514 	add.w	r5, r0, #20
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f4e:	9301      	str	r3, [sp, #4]
 8004f50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f60:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f64:	d32e      	bcc.n	8004fc4 <quorem+0x96>
 8004f66:	f04f 0a00 	mov.w	sl, #0
 8004f6a:	46c4      	mov	ip, r8
 8004f6c:	46ae      	mov	lr, r5
 8004f6e:	46d3      	mov	fp, sl
 8004f70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004f74:	b298      	uxth	r0, r3
 8004f76:	fb06 a000 	mla	r0, r6, r0, sl
 8004f7a:	0c02      	lsrs	r2, r0, #16
 8004f7c:	0c1b      	lsrs	r3, r3, #16
 8004f7e:	fb06 2303 	mla	r3, r6, r3, r2
 8004f82:	f8de 2000 	ldr.w	r2, [lr]
 8004f86:	b280      	uxth	r0, r0
 8004f88:	b292      	uxth	r2, r2
 8004f8a:	1a12      	subs	r2, r2, r0
 8004f8c:	445a      	add	r2, fp
 8004f8e:	f8de 0000 	ldr.w	r0, [lr]
 8004f92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004f9c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004fa0:	b292      	uxth	r2, r2
 8004fa2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004fa6:	45e1      	cmp	r9, ip
 8004fa8:	f84e 2b04 	str.w	r2, [lr], #4
 8004fac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004fb0:	d2de      	bcs.n	8004f70 <quorem+0x42>
 8004fb2:	9b00      	ldr	r3, [sp, #0]
 8004fb4:	58eb      	ldr	r3, [r5, r3]
 8004fb6:	b92b      	cbnz	r3, 8004fc4 <quorem+0x96>
 8004fb8:	9b01      	ldr	r3, [sp, #4]
 8004fba:	3b04      	subs	r3, #4
 8004fbc:	429d      	cmp	r5, r3
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	d32f      	bcc.n	8005022 <quorem+0xf4>
 8004fc2:	613c      	str	r4, [r7, #16]
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f001 f97d 	bl	80062c4 <__mcmp>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	db25      	blt.n	800501a <quorem+0xec>
 8004fce:	4629      	mov	r1, r5
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fd6:	f8d1 c000 	ldr.w	ip, [r1]
 8004fda:	fa1f fe82 	uxth.w	lr, r2
 8004fde:	fa1f f38c 	uxth.w	r3, ip
 8004fe2:	eba3 030e 	sub.w	r3, r3, lr
 8004fe6:	4403      	add	r3, r0
 8004fe8:	0c12      	lsrs	r2, r2, #16
 8004fea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004fee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ff8:	45c1      	cmp	r9, r8
 8004ffa:	f841 3b04 	str.w	r3, [r1], #4
 8004ffe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005002:	d2e6      	bcs.n	8004fd2 <quorem+0xa4>
 8005004:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005008:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800500c:	b922      	cbnz	r2, 8005018 <quorem+0xea>
 800500e:	3b04      	subs	r3, #4
 8005010:	429d      	cmp	r5, r3
 8005012:	461a      	mov	r2, r3
 8005014:	d30b      	bcc.n	800502e <quorem+0x100>
 8005016:	613c      	str	r4, [r7, #16]
 8005018:	3601      	adds	r6, #1
 800501a:	4630      	mov	r0, r6
 800501c:	b003      	add	sp, #12
 800501e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	3b04      	subs	r3, #4
 8005026:	2a00      	cmp	r2, #0
 8005028:	d1cb      	bne.n	8004fc2 <quorem+0x94>
 800502a:	3c01      	subs	r4, #1
 800502c:	e7c6      	b.n	8004fbc <quorem+0x8e>
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	3b04      	subs	r3, #4
 8005032:	2a00      	cmp	r2, #0
 8005034:	d1ef      	bne.n	8005016 <quorem+0xe8>
 8005036:	3c01      	subs	r4, #1
 8005038:	e7ea      	b.n	8005010 <quorem+0xe2>
 800503a:	2000      	movs	r0, #0
 800503c:	e7ee      	b.n	800501c <quorem+0xee>
	...

08005040 <_dtoa_r>:
 8005040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	69c7      	ldr	r7, [r0, #28]
 8005046:	b097      	sub	sp, #92	@ 0x5c
 8005048:	ed8d 0b04 	vstr	d0, [sp, #16]
 800504c:	ec55 4b10 	vmov	r4, r5, d0
 8005050:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005052:	9107      	str	r1, [sp, #28]
 8005054:	4681      	mov	r9, r0
 8005056:	920c      	str	r2, [sp, #48]	@ 0x30
 8005058:	9311      	str	r3, [sp, #68]	@ 0x44
 800505a:	b97f      	cbnz	r7, 800507c <_dtoa_r+0x3c>
 800505c:	2010      	movs	r0, #16
 800505e:	f000 fe09 	bl	8005c74 <malloc>
 8005062:	4602      	mov	r2, r0
 8005064:	f8c9 001c 	str.w	r0, [r9, #28]
 8005068:	b920      	cbnz	r0, 8005074 <_dtoa_r+0x34>
 800506a:	4ba9      	ldr	r3, [pc, #676]	@ (8005310 <_dtoa_r+0x2d0>)
 800506c:	21ef      	movs	r1, #239	@ 0xef
 800506e:	48a9      	ldr	r0, [pc, #676]	@ (8005314 <_dtoa_r+0x2d4>)
 8005070:	f001 fcc0 	bl	80069f4 <__assert_func>
 8005074:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005078:	6007      	str	r7, [r0, #0]
 800507a:	60c7      	str	r7, [r0, #12]
 800507c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005080:	6819      	ldr	r1, [r3, #0]
 8005082:	b159      	cbz	r1, 800509c <_dtoa_r+0x5c>
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	604a      	str	r2, [r1, #4]
 8005088:	2301      	movs	r3, #1
 800508a:	4093      	lsls	r3, r2
 800508c:	608b      	str	r3, [r1, #8]
 800508e:	4648      	mov	r0, r9
 8005090:	f000 fee6 	bl	8005e60 <_Bfree>
 8005094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005098:	2200      	movs	r2, #0
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	1e2b      	subs	r3, r5, #0
 800509e:	bfb9      	ittee	lt
 80050a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80050a4:	9305      	strlt	r3, [sp, #20]
 80050a6:	2300      	movge	r3, #0
 80050a8:	6033      	strge	r3, [r6, #0]
 80050aa:	9f05      	ldr	r7, [sp, #20]
 80050ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005318 <_dtoa_r+0x2d8>)
 80050ae:	bfbc      	itt	lt
 80050b0:	2201      	movlt	r2, #1
 80050b2:	6032      	strlt	r2, [r6, #0]
 80050b4:	43bb      	bics	r3, r7
 80050b6:	d112      	bne.n	80050de <_dtoa_r+0x9e>
 80050b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80050ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80050c4:	4323      	orrs	r3, r4
 80050c6:	f000 855a 	beq.w	8005b7e <_dtoa_r+0xb3e>
 80050ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800532c <_dtoa_r+0x2ec>
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 855c 	beq.w	8005b8e <_dtoa_r+0xb4e>
 80050d6:	f10a 0303 	add.w	r3, sl, #3
 80050da:	f000 bd56 	b.w	8005b8a <_dtoa_r+0xb4a>
 80050de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80050e2:	2200      	movs	r2, #0
 80050e4:	ec51 0b17 	vmov	r0, r1, d7
 80050e8:	2300      	movs	r3, #0
 80050ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80050ee:	f7fb fd0b 	bl	8000b08 <__aeabi_dcmpeq>
 80050f2:	4680      	mov	r8, r0
 80050f4:	b158      	cbz	r0, 800510e <_dtoa_r+0xce>
 80050f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80050f8:	2301      	movs	r3, #1
 80050fa:	6013      	str	r3, [r2, #0]
 80050fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050fe:	b113      	cbz	r3, 8005106 <_dtoa_r+0xc6>
 8005100:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005102:	4b86      	ldr	r3, [pc, #536]	@ (800531c <_dtoa_r+0x2dc>)
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005330 <_dtoa_r+0x2f0>
 800510a:	f000 bd40 	b.w	8005b8e <_dtoa_r+0xb4e>
 800510e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005112:	aa14      	add	r2, sp, #80	@ 0x50
 8005114:	a915      	add	r1, sp, #84	@ 0x54
 8005116:	4648      	mov	r0, r9
 8005118:	f001 f984 	bl	8006424 <__d2b>
 800511c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005120:	9002      	str	r0, [sp, #8]
 8005122:	2e00      	cmp	r6, #0
 8005124:	d078      	beq.n	8005218 <_dtoa_r+0x1d8>
 8005126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005128:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800512c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005130:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005134:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005138:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800513c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005140:	4619      	mov	r1, r3
 8005142:	2200      	movs	r2, #0
 8005144:	4b76      	ldr	r3, [pc, #472]	@ (8005320 <_dtoa_r+0x2e0>)
 8005146:	f7fb f8bf 	bl	80002c8 <__aeabi_dsub>
 800514a:	a36b      	add	r3, pc, #428	@ (adr r3, 80052f8 <_dtoa_r+0x2b8>)
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f7fb fa72 	bl	8000638 <__aeabi_dmul>
 8005154:	a36a      	add	r3, pc, #424	@ (adr r3, 8005300 <_dtoa_r+0x2c0>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb f8b7 	bl	80002cc <__adddf3>
 800515e:	4604      	mov	r4, r0
 8005160:	4630      	mov	r0, r6
 8005162:	460d      	mov	r5, r1
 8005164:	f7fb f9fe 	bl	8000564 <__aeabi_i2d>
 8005168:	a367      	add	r3, pc, #412	@ (adr r3, 8005308 <_dtoa_r+0x2c8>)
 800516a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516e:	f7fb fa63 	bl	8000638 <__aeabi_dmul>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4620      	mov	r0, r4
 8005178:	4629      	mov	r1, r5
 800517a:	f7fb f8a7 	bl	80002cc <__adddf3>
 800517e:	4604      	mov	r4, r0
 8005180:	460d      	mov	r5, r1
 8005182:	f7fb fd09 	bl	8000b98 <__aeabi_d2iz>
 8005186:	2200      	movs	r2, #0
 8005188:	4607      	mov	r7, r0
 800518a:	2300      	movs	r3, #0
 800518c:	4620      	mov	r0, r4
 800518e:	4629      	mov	r1, r5
 8005190:	f7fb fcc4 	bl	8000b1c <__aeabi_dcmplt>
 8005194:	b140      	cbz	r0, 80051a8 <_dtoa_r+0x168>
 8005196:	4638      	mov	r0, r7
 8005198:	f7fb f9e4 	bl	8000564 <__aeabi_i2d>
 800519c:	4622      	mov	r2, r4
 800519e:	462b      	mov	r3, r5
 80051a0:	f7fb fcb2 	bl	8000b08 <__aeabi_dcmpeq>
 80051a4:	b900      	cbnz	r0, 80051a8 <_dtoa_r+0x168>
 80051a6:	3f01      	subs	r7, #1
 80051a8:	2f16      	cmp	r7, #22
 80051aa:	d852      	bhi.n	8005252 <_dtoa_r+0x212>
 80051ac:	4b5d      	ldr	r3, [pc, #372]	@ (8005324 <_dtoa_r+0x2e4>)
 80051ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051ba:	f7fb fcaf 	bl	8000b1c <__aeabi_dcmplt>
 80051be:	2800      	cmp	r0, #0
 80051c0:	d049      	beq.n	8005256 <_dtoa_r+0x216>
 80051c2:	3f01      	subs	r7, #1
 80051c4:	2300      	movs	r3, #0
 80051c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80051c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80051ca:	1b9b      	subs	r3, r3, r6
 80051cc:	1e5a      	subs	r2, r3, #1
 80051ce:	bf45      	ittet	mi
 80051d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80051d4:	9300      	strmi	r3, [sp, #0]
 80051d6:	2300      	movpl	r3, #0
 80051d8:	2300      	movmi	r3, #0
 80051da:	9206      	str	r2, [sp, #24]
 80051dc:	bf54      	ite	pl
 80051de:	9300      	strpl	r3, [sp, #0]
 80051e0:	9306      	strmi	r3, [sp, #24]
 80051e2:	2f00      	cmp	r7, #0
 80051e4:	db39      	blt.n	800525a <_dtoa_r+0x21a>
 80051e6:	9b06      	ldr	r3, [sp, #24]
 80051e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80051ea:	443b      	add	r3, r7
 80051ec:	9306      	str	r3, [sp, #24]
 80051ee:	2300      	movs	r3, #0
 80051f0:	9308      	str	r3, [sp, #32]
 80051f2:	9b07      	ldr	r3, [sp, #28]
 80051f4:	2b09      	cmp	r3, #9
 80051f6:	d863      	bhi.n	80052c0 <_dtoa_r+0x280>
 80051f8:	2b05      	cmp	r3, #5
 80051fa:	bfc4      	itt	gt
 80051fc:	3b04      	subgt	r3, #4
 80051fe:	9307      	strgt	r3, [sp, #28]
 8005200:	9b07      	ldr	r3, [sp, #28]
 8005202:	f1a3 0302 	sub.w	r3, r3, #2
 8005206:	bfcc      	ite	gt
 8005208:	2400      	movgt	r4, #0
 800520a:	2401      	movle	r4, #1
 800520c:	2b03      	cmp	r3, #3
 800520e:	d863      	bhi.n	80052d8 <_dtoa_r+0x298>
 8005210:	e8df f003 	tbb	[pc, r3]
 8005214:	2b375452 	.word	0x2b375452
 8005218:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800521c:	441e      	add	r6, r3
 800521e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005222:	2b20      	cmp	r3, #32
 8005224:	bfc1      	itttt	gt
 8005226:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800522a:	409f      	lslgt	r7, r3
 800522c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005230:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005234:	bfd6      	itet	le
 8005236:	f1c3 0320 	rsble	r3, r3, #32
 800523a:	ea47 0003 	orrgt.w	r0, r7, r3
 800523e:	fa04 f003 	lslle.w	r0, r4, r3
 8005242:	f7fb f97f 	bl	8000544 <__aeabi_ui2d>
 8005246:	2201      	movs	r2, #1
 8005248:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800524c:	3e01      	subs	r6, #1
 800524e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005250:	e776      	b.n	8005140 <_dtoa_r+0x100>
 8005252:	2301      	movs	r3, #1
 8005254:	e7b7      	b.n	80051c6 <_dtoa_r+0x186>
 8005256:	9010      	str	r0, [sp, #64]	@ 0x40
 8005258:	e7b6      	b.n	80051c8 <_dtoa_r+0x188>
 800525a:	9b00      	ldr	r3, [sp, #0]
 800525c:	1bdb      	subs	r3, r3, r7
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	427b      	negs	r3, r7
 8005262:	9308      	str	r3, [sp, #32]
 8005264:	2300      	movs	r3, #0
 8005266:	930d      	str	r3, [sp, #52]	@ 0x34
 8005268:	e7c3      	b.n	80051f2 <_dtoa_r+0x1b2>
 800526a:	2301      	movs	r3, #1
 800526c:	9309      	str	r3, [sp, #36]	@ 0x24
 800526e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005270:	eb07 0b03 	add.w	fp, r7, r3
 8005274:	f10b 0301 	add.w	r3, fp, #1
 8005278:	2b01      	cmp	r3, #1
 800527a:	9303      	str	r3, [sp, #12]
 800527c:	bfb8      	it	lt
 800527e:	2301      	movlt	r3, #1
 8005280:	e006      	b.n	8005290 <_dtoa_r+0x250>
 8005282:	2301      	movs	r3, #1
 8005284:	9309      	str	r3, [sp, #36]	@ 0x24
 8005286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005288:	2b00      	cmp	r3, #0
 800528a:	dd28      	ble.n	80052de <_dtoa_r+0x29e>
 800528c:	469b      	mov	fp, r3
 800528e:	9303      	str	r3, [sp, #12]
 8005290:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005294:	2100      	movs	r1, #0
 8005296:	2204      	movs	r2, #4
 8005298:	f102 0514 	add.w	r5, r2, #20
 800529c:	429d      	cmp	r5, r3
 800529e:	d926      	bls.n	80052ee <_dtoa_r+0x2ae>
 80052a0:	6041      	str	r1, [r0, #4]
 80052a2:	4648      	mov	r0, r9
 80052a4:	f000 fd9c 	bl	8005de0 <_Balloc>
 80052a8:	4682      	mov	sl, r0
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d142      	bne.n	8005334 <_dtoa_r+0x2f4>
 80052ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005328 <_dtoa_r+0x2e8>)
 80052b0:	4602      	mov	r2, r0
 80052b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80052b6:	e6da      	b.n	800506e <_dtoa_r+0x2e>
 80052b8:	2300      	movs	r3, #0
 80052ba:	e7e3      	b.n	8005284 <_dtoa_r+0x244>
 80052bc:	2300      	movs	r3, #0
 80052be:	e7d5      	b.n	800526c <_dtoa_r+0x22c>
 80052c0:	2401      	movs	r4, #1
 80052c2:	2300      	movs	r3, #0
 80052c4:	9307      	str	r3, [sp, #28]
 80052c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80052c8:	f04f 3bff 	mov.w	fp, #4294967295
 80052cc:	2200      	movs	r2, #0
 80052ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80052d2:	2312      	movs	r3, #18
 80052d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80052d6:	e7db      	b.n	8005290 <_dtoa_r+0x250>
 80052d8:	2301      	movs	r3, #1
 80052da:	9309      	str	r3, [sp, #36]	@ 0x24
 80052dc:	e7f4      	b.n	80052c8 <_dtoa_r+0x288>
 80052de:	f04f 0b01 	mov.w	fp, #1
 80052e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80052e6:	465b      	mov	r3, fp
 80052e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80052ec:	e7d0      	b.n	8005290 <_dtoa_r+0x250>
 80052ee:	3101      	adds	r1, #1
 80052f0:	0052      	lsls	r2, r2, #1
 80052f2:	e7d1      	b.n	8005298 <_dtoa_r+0x258>
 80052f4:	f3af 8000 	nop.w
 80052f8:	636f4361 	.word	0x636f4361
 80052fc:	3fd287a7 	.word	0x3fd287a7
 8005300:	8b60c8b3 	.word	0x8b60c8b3
 8005304:	3fc68a28 	.word	0x3fc68a28
 8005308:	509f79fb 	.word	0x509f79fb
 800530c:	3fd34413 	.word	0x3fd34413
 8005310:	08006d45 	.word	0x08006d45
 8005314:	08006d5c 	.word	0x08006d5c
 8005318:	7ff00000 	.word	0x7ff00000
 800531c:	08006d15 	.word	0x08006d15
 8005320:	3ff80000 	.word	0x3ff80000
 8005324:	08006eb0 	.word	0x08006eb0
 8005328:	08006db4 	.word	0x08006db4
 800532c:	08006d41 	.word	0x08006d41
 8005330:	08006d14 	.word	0x08006d14
 8005334:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005338:	6018      	str	r0, [r3, #0]
 800533a:	9b03      	ldr	r3, [sp, #12]
 800533c:	2b0e      	cmp	r3, #14
 800533e:	f200 80a1 	bhi.w	8005484 <_dtoa_r+0x444>
 8005342:	2c00      	cmp	r4, #0
 8005344:	f000 809e 	beq.w	8005484 <_dtoa_r+0x444>
 8005348:	2f00      	cmp	r7, #0
 800534a:	dd33      	ble.n	80053b4 <_dtoa_r+0x374>
 800534c:	4b9c      	ldr	r3, [pc, #624]	@ (80055c0 <_dtoa_r+0x580>)
 800534e:	f007 020f 	and.w	r2, r7, #15
 8005352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005356:	ed93 7b00 	vldr	d7, [r3]
 800535a:	05f8      	lsls	r0, r7, #23
 800535c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005360:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005364:	d516      	bpl.n	8005394 <_dtoa_r+0x354>
 8005366:	4b97      	ldr	r3, [pc, #604]	@ (80055c4 <_dtoa_r+0x584>)
 8005368:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800536c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005370:	f7fb fa8c 	bl	800088c <__aeabi_ddiv>
 8005374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005378:	f004 040f 	and.w	r4, r4, #15
 800537c:	2603      	movs	r6, #3
 800537e:	4d91      	ldr	r5, [pc, #580]	@ (80055c4 <_dtoa_r+0x584>)
 8005380:	b954      	cbnz	r4, 8005398 <_dtoa_r+0x358>
 8005382:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800538a:	f7fb fa7f 	bl	800088c <__aeabi_ddiv>
 800538e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005392:	e028      	b.n	80053e6 <_dtoa_r+0x3a6>
 8005394:	2602      	movs	r6, #2
 8005396:	e7f2      	b.n	800537e <_dtoa_r+0x33e>
 8005398:	07e1      	lsls	r1, r4, #31
 800539a:	d508      	bpl.n	80053ae <_dtoa_r+0x36e>
 800539c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80053a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80053a4:	f7fb f948 	bl	8000638 <__aeabi_dmul>
 80053a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80053ac:	3601      	adds	r6, #1
 80053ae:	1064      	asrs	r4, r4, #1
 80053b0:	3508      	adds	r5, #8
 80053b2:	e7e5      	b.n	8005380 <_dtoa_r+0x340>
 80053b4:	f000 80af 	beq.w	8005516 <_dtoa_r+0x4d6>
 80053b8:	427c      	negs	r4, r7
 80053ba:	4b81      	ldr	r3, [pc, #516]	@ (80055c0 <_dtoa_r+0x580>)
 80053bc:	4d81      	ldr	r5, [pc, #516]	@ (80055c4 <_dtoa_r+0x584>)
 80053be:	f004 020f 	and.w	r2, r4, #15
 80053c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053ce:	f7fb f933 	bl	8000638 <__aeabi_dmul>
 80053d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053d6:	1124      	asrs	r4, r4, #4
 80053d8:	2300      	movs	r3, #0
 80053da:	2602      	movs	r6, #2
 80053dc:	2c00      	cmp	r4, #0
 80053de:	f040 808f 	bne.w	8005500 <_dtoa_r+0x4c0>
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1d3      	bne.n	800538e <_dtoa_r+0x34e>
 80053e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80053e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 8094 	beq.w	800551a <_dtoa_r+0x4da>
 80053f2:	4b75      	ldr	r3, [pc, #468]	@ (80055c8 <_dtoa_r+0x588>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	4620      	mov	r0, r4
 80053f8:	4629      	mov	r1, r5
 80053fa:	f7fb fb8f 	bl	8000b1c <__aeabi_dcmplt>
 80053fe:	2800      	cmp	r0, #0
 8005400:	f000 808b 	beq.w	800551a <_dtoa_r+0x4da>
 8005404:	9b03      	ldr	r3, [sp, #12]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8087 	beq.w	800551a <_dtoa_r+0x4da>
 800540c:	f1bb 0f00 	cmp.w	fp, #0
 8005410:	dd34      	ble.n	800547c <_dtoa_r+0x43c>
 8005412:	4620      	mov	r0, r4
 8005414:	4b6d      	ldr	r3, [pc, #436]	@ (80055cc <_dtoa_r+0x58c>)
 8005416:	2200      	movs	r2, #0
 8005418:	4629      	mov	r1, r5
 800541a:	f7fb f90d 	bl	8000638 <__aeabi_dmul>
 800541e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005422:	f107 38ff 	add.w	r8, r7, #4294967295
 8005426:	3601      	adds	r6, #1
 8005428:	465c      	mov	r4, fp
 800542a:	4630      	mov	r0, r6
 800542c:	f7fb f89a 	bl	8000564 <__aeabi_i2d>
 8005430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005434:	f7fb f900 	bl	8000638 <__aeabi_dmul>
 8005438:	4b65      	ldr	r3, [pc, #404]	@ (80055d0 <_dtoa_r+0x590>)
 800543a:	2200      	movs	r2, #0
 800543c:	f7fa ff46 	bl	80002cc <__adddf3>
 8005440:	4605      	mov	r5, r0
 8005442:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005446:	2c00      	cmp	r4, #0
 8005448:	d16a      	bne.n	8005520 <_dtoa_r+0x4e0>
 800544a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800544e:	4b61      	ldr	r3, [pc, #388]	@ (80055d4 <_dtoa_r+0x594>)
 8005450:	2200      	movs	r2, #0
 8005452:	f7fa ff39 	bl	80002c8 <__aeabi_dsub>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800545e:	462a      	mov	r2, r5
 8005460:	4633      	mov	r3, r6
 8005462:	f7fb fb79 	bl	8000b58 <__aeabi_dcmpgt>
 8005466:	2800      	cmp	r0, #0
 8005468:	f040 8298 	bne.w	800599c <_dtoa_r+0x95c>
 800546c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005470:	462a      	mov	r2, r5
 8005472:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005476:	f7fb fb51 	bl	8000b1c <__aeabi_dcmplt>
 800547a:	bb38      	cbnz	r0, 80054cc <_dtoa_r+0x48c>
 800547c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005480:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005484:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005486:	2b00      	cmp	r3, #0
 8005488:	f2c0 8157 	blt.w	800573a <_dtoa_r+0x6fa>
 800548c:	2f0e      	cmp	r7, #14
 800548e:	f300 8154 	bgt.w	800573a <_dtoa_r+0x6fa>
 8005492:	4b4b      	ldr	r3, [pc, #300]	@ (80055c0 <_dtoa_r+0x580>)
 8005494:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005498:	ed93 7b00 	vldr	d7, [r3]
 800549c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800549e:	2b00      	cmp	r3, #0
 80054a0:	ed8d 7b00 	vstr	d7, [sp]
 80054a4:	f280 80e5 	bge.w	8005672 <_dtoa_r+0x632>
 80054a8:	9b03      	ldr	r3, [sp, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f300 80e1 	bgt.w	8005672 <_dtoa_r+0x632>
 80054b0:	d10c      	bne.n	80054cc <_dtoa_r+0x48c>
 80054b2:	4b48      	ldr	r3, [pc, #288]	@ (80055d4 <_dtoa_r+0x594>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	ec51 0b17 	vmov	r0, r1, d7
 80054ba:	f7fb f8bd 	bl	8000638 <__aeabi_dmul>
 80054be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054c2:	f7fb fb3f 	bl	8000b44 <__aeabi_dcmpge>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f000 8266 	beq.w	8005998 <_dtoa_r+0x958>
 80054cc:	2400      	movs	r4, #0
 80054ce:	4625      	mov	r5, r4
 80054d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054d2:	4656      	mov	r6, sl
 80054d4:	ea6f 0803 	mvn.w	r8, r3
 80054d8:	2700      	movs	r7, #0
 80054da:	4621      	mov	r1, r4
 80054dc:	4648      	mov	r0, r9
 80054de:	f000 fcbf 	bl	8005e60 <_Bfree>
 80054e2:	2d00      	cmp	r5, #0
 80054e4:	f000 80bd 	beq.w	8005662 <_dtoa_r+0x622>
 80054e8:	b12f      	cbz	r7, 80054f6 <_dtoa_r+0x4b6>
 80054ea:	42af      	cmp	r7, r5
 80054ec:	d003      	beq.n	80054f6 <_dtoa_r+0x4b6>
 80054ee:	4639      	mov	r1, r7
 80054f0:	4648      	mov	r0, r9
 80054f2:	f000 fcb5 	bl	8005e60 <_Bfree>
 80054f6:	4629      	mov	r1, r5
 80054f8:	4648      	mov	r0, r9
 80054fa:	f000 fcb1 	bl	8005e60 <_Bfree>
 80054fe:	e0b0      	b.n	8005662 <_dtoa_r+0x622>
 8005500:	07e2      	lsls	r2, r4, #31
 8005502:	d505      	bpl.n	8005510 <_dtoa_r+0x4d0>
 8005504:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005508:	f7fb f896 	bl	8000638 <__aeabi_dmul>
 800550c:	3601      	adds	r6, #1
 800550e:	2301      	movs	r3, #1
 8005510:	1064      	asrs	r4, r4, #1
 8005512:	3508      	adds	r5, #8
 8005514:	e762      	b.n	80053dc <_dtoa_r+0x39c>
 8005516:	2602      	movs	r6, #2
 8005518:	e765      	b.n	80053e6 <_dtoa_r+0x3a6>
 800551a:	9c03      	ldr	r4, [sp, #12]
 800551c:	46b8      	mov	r8, r7
 800551e:	e784      	b.n	800542a <_dtoa_r+0x3ea>
 8005520:	4b27      	ldr	r3, [pc, #156]	@ (80055c0 <_dtoa_r+0x580>)
 8005522:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005524:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005528:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800552c:	4454      	add	r4, sl
 800552e:	2900      	cmp	r1, #0
 8005530:	d054      	beq.n	80055dc <_dtoa_r+0x59c>
 8005532:	4929      	ldr	r1, [pc, #164]	@ (80055d8 <_dtoa_r+0x598>)
 8005534:	2000      	movs	r0, #0
 8005536:	f7fb f9a9 	bl	800088c <__aeabi_ddiv>
 800553a:	4633      	mov	r3, r6
 800553c:	462a      	mov	r2, r5
 800553e:	f7fa fec3 	bl	80002c8 <__aeabi_dsub>
 8005542:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005546:	4656      	mov	r6, sl
 8005548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800554c:	f7fb fb24 	bl	8000b98 <__aeabi_d2iz>
 8005550:	4605      	mov	r5, r0
 8005552:	f7fb f807 	bl	8000564 <__aeabi_i2d>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800555e:	f7fa feb3 	bl	80002c8 <__aeabi_dsub>
 8005562:	3530      	adds	r5, #48	@ 0x30
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800556c:	f806 5b01 	strb.w	r5, [r6], #1
 8005570:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005574:	f7fb fad2 	bl	8000b1c <__aeabi_dcmplt>
 8005578:	2800      	cmp	r0, #0
 800557a:	d172      	bne.n	8005662 <_dtoa_r+0x622>
 800557c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005580:	4911      	ldr	r1, [pc, #68]	@ (80055c8 <_dtoa_r+0x588>)
 8005582:	2000      	movs	r0, #0
 8005584:	f7fa fea0 	bl	80002c8 <__aeabi_dsub>
 8005588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800558c:	f7fb fac6 	bl	8000b1c <__aeabi_dcmplt>
 8005590:	2800      	cmp	r0, #0
 8005592:	f040 80b4 	bne.w	80056fe <_dtoa_r+0x6be>
 8005596:	42a6      	cmp	r6, r4
 8005598:	f43f af70 	beq.w	800547c <_dtoa_r+0x43c>
 800559c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80055a0:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <_dtoa_r+0x58c>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	f7fb f848 	bl	8000638 <__aeabi_dmul>
 80055a8:	4b08      	ldr	r3, [pc, #32]	@ (80055cc <_dtoa_r+0x58c>)
 80055aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055ae:	2200      	movs	r2, #0
 80055b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055b4:	f7fb f840 	bl	8000638 <__aeabi_dmul>
 80055b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055bc:	e7c4      	b.n	8005548 <_dtoa_r+0x508>
 80055be:	bf00      	nop
 80055c0:	08006eb0 	.word	0x08006eb0
 80055c4:	08006e88 	.word	0x08006e88
 80055c8:	3ff00000 	.word	0x3ff00000
 80055cc:	40240000 	.word	0x40240000
 80055d0:	401c0000 	.word	0x401c0000
 80055d4:	40140000 	.word	0x40140000
 80055d8:	3fe00000 	.word	0x3fe00000
 80055dc:	4631      	mov	r1, r6
 80055de:	4628      	mov	r0, r5
 80055e0:	f7fb f82a 	bl	8000638 <__aeabi_dmul>
 80055e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80055ea:	4656      	mov	r6, sl
 80055ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055f0:	f7fb fad2 	bl	8000b98 <__aeabi_d2iz>
 80055f4:	4605      	mov	r5, r0
 80055f6:	f7fa ffb5 	bl	8000564 <__aeabi_i2d>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005602:	f7fa fe61 	bl	80002c8 <__aeabi_dsub>
 8005606:	3530      	adds	r5, #48	@ 0x30
 8005608:	f806 5b01 	strb.w	r5, [r6], #1
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	42a6      	cmp	r6, r4
 8005612:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005616:	f04f 0200 	mov.w	r2, #0
 800561a:	d124      	bne.n	8005666 <_dtoa_r+0x626>
 800561c:	4baf      	ldr	r3, [pc, #700]	@ (80058dc <_dtoa_r+0x89c>)
 800561e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005622:	f7fa fe53 	bl	80002cc <__adddf3>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800562e:	f7fb fa93 	bl	8000b58 <__aeabi_dcmpgt>
 8005632:	2800      	cmp	r0, #0
 8005634:	d163      	bne.n	80056fe <_dtoa_r+0x6be>
 8005636:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800563a:	49a8      	ldr	r1, [pc, #672]	@ (80058dc <_dtoa_r+0x89c>)
 800563c:	2000      	movs	r0, #0
 800563e:	f7fa fe43 	bl	80002c8 <__aeabi_dsub>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800564a:	f7fb fa67 	bl	8000b1c <__aeabi_dcmplt>
 800564e:	2800      	cmp	r0, #0
 8005650:	f43f af14 	beq.w	800547c <_dtoa_r+0x43c>
 8005654:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005656:	1e73      	subs	r3, r6, #1
 8005658:	9313      	str	r3, [sp, #76]	@ 0x4c
 800565a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800565e:	2b30      	cmp	r3, #48	@ 0x30
 8005660:	d0f8      	beq.n	8005654 <_dtoa_r+0x614>
 8005662:	4647      	mov	r7, r8
 8005664:	e03b      	b.n	80056de <_dtoa_r+0x69e>
 8005666:	4b9e      	ldr	r3, [pc, #632]	@ (80058e0 <_dtoa_r+0x8a0>)
 8005668:	f7fa ffe6 	bl	8000638 <__aeabi_dmul>
 800566c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005670:	e7bc      	b.n	80055ec <_dtoa_r+0x5ac>
 8005672:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005676:	4656      	mov	r6, sl
 8005678:	e9dd 2300 	ldrd	r2, r3, [sp]
 800567c:	4620      	mov	r0, r4
 800567e:	4629      	mov	r1, r5
 8005680:	f7fb f904 	bl	800088c <__aeabi_ddiv>
 8005684:	f7fb fa88 	bl	8000b98 <__aeabi_d2iz>
 8005688:	4680      	mov	r8, r0
 800568a:	f7fa ff6b 	bl	8000564 <__aeabi_i2d>
 800568e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005692:	f7fa ffd1 	bl	8000638 <__aeabi_dmul>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4620      	mov	r0, r4
 800569c:	4629      	mov	r1, r5
 800569e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80056a2:	f7fa fe11 	bl	80002c8 <__aeabi_dsub>
 80056a6:	f806 4b01 	strb.w	r4, [r6], #1
 80056aa:	9d03      	ldr	r5, [sp, #12]
 80056ac:	eba6 040a 	sub.w	r4, r6, sl
 80056b0:	42a5      	cmp	r5, r4
 80056b2:	4602      	mov	r2, r0
 80056b4:	460b      	mov	r3, r1
 80056b6:	d133      	bne.n	8005720 <_dtoa_r+0x6e0>
 80056b8:	f7fa fe08 	bl	80002cc <__adddf3>
 80056bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056c0:	4604      	mov	r4, r0
 80056c2:	460d      	mov	r5, r1
 80056c4:	f7fb fa48 	bl	8000b58 <__aeabi_dcmpgt>
 80056c8:	b9c0      	cbnz	r0, 80056fc <_dtoa_r+0x6bc>
 80056ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056ce:	4620      	mov	r0, r4
 80056d0:	4629      	mov	r1, r5
 80056d2:	f7fb fa19 	bl	8000b08 <__aeabi_dcmpeq>
 80056d6:	b110      	cbz	r0, 80056de <_dtoa_r+0x69e>
 80056d8:	f018 0f01 	tst.w	r8, #1
 80056dc:	d10e      	bne.n	80056fc <_dtoa_r+0x6bc>
 80056de:	9902      	ldr	r1, [sp, #8]
 80056e0:	4648      	mov	r0, r9
 80056e2:	f000 fbbd 	bl	8005e60 <_Bfree>
 80056e6:	2300      	movs	r3, #0
 80056e8:	7033      	strb	r3, [r6, #0]
 80056ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80056ec:	3701      	adds	r7, #1
 80056ee:	601f      	str	r7, [r3, #0]
 80056f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f000 824b 	beq.w	8005b8e <_dtoa_r+0xb4e>
 80056f8:	601e      	str	r6, [r3, #0]
 80056fa:	e248      	b.n	8005b8e <_dtoa_r+0xb4e>
 80056fc:	46b8      	mov	r8, r7
 80056fe:	4633      	mov	r3, r6
 8005700:	461e      	mov	r6, r3
 8005702:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005706:	2a39      	cmp	r2, #57	@ 0x39
 8005708:	d106      	bne.n	8005718 <_dtoa_r+0x6d8>
 800570a:	459a      	cmp	sl, r3
 800570c:	d1f8      	bne.n	8005700 <_dtoa_r+0x6c0>
 800570e:	2230      	movs	r2, #48	@ 0x30
 8005710:	f108 0801 	add.w	r8, r8, #1
 8005714:	f88a 2000 	strb.w	r2, [sl]
 8005718:	781a      	ldrb	r2, [r3, #0]
 800571a:	3201      	adds	r2, #1
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	e7a0      	b.n	8005662 <_dtoa_r+0x622>
 8005720:	4b6f      	ldr	r3, [pc, #444]	@ (80058e0 <_dtoa_r+0x8a0>)
 8005722:	2200      	movs	r2, #0
 8005724:	f7fa ff88 	bl	8000638 <__aeabi_dmul>
 8005728:	2200      	movs	r2, #0
 800572a:	2300      	movs	r3, #0
 800572c:	4604      	mov	r4, r0
 800572e:	460d      	mov	r5, r1
 8005730:	f7fb f9ea 	bl	8000b08 <__aeabi_dcmpeq>
 8005734:	2800      	cmp	r0, #0
 8005736:	d09f      	beq.n	8005678 <_dtoa_r+0x638>
 8005738:	e7d1      	b.n	80056de <_dtoa_r+0x69e>
 800573a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800573c:	2a00      	cmp	r2, #0
 800573e:	f000 80ea 	beq.w	8005916 <_dtoa_r+0x8d6>
 8005742:	9a07      	ldr	r2, [sp, #28]
 8005744:	2a01      	cmp	r2, #1
 8005746:	f300 80cd 	bgt.w	80058e4 <_dtoa_r+0x8a4>
 800574a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800574c:	2a00      	cmp	r2, #0
 800574e:	f000 80c1 	beq.w	80058d4 <_dtoa_r+0x894>
 8005752:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005756:	9c08      	ldr	r4, [sp, #32]
 8005758:	9e00      	ldr	r6, [sp, #0]
 800575a:	9a00      	ldr	r2, [sp, #0]
 800575c:	441a      	add	r2, r3
 800575e:	9200      	str	r2, [sp, #0]
 8005760:	9a06      	ldr	r2, [sp, #24]
 8005762:	2101      	movs	r1, #1
 8005764:	441a      	add	r2, r3
 8005766:	4648      	mov	r0, r9
 8005768:	9206      	str	r2, [sp, #24]
 800576a:	f000 fc2d 	bl	8005fc8 <__i2b>
 800576e:	4605      	mov	r5, r0
 8005770:	b166      	cbz	r6, 800578c <_dtoa_r+0x74c>
 8005772:	9b06      	ldr	r3, [sp, #24]
 8005774:	2b00      	cmp	r3, #0
 8005776:	dd09      	ble.n	800578c <_dtoa_r+0x74c>
 8005778:	42b3      	cmp	r3, r6
 800577a:	9a00      	ldr	r2, [sp, #0]
 800577c:	bfa8      	it	ge
 800577e:	4633      	movge	r3, r6
 8005780:	1ad2      	subs	r2, r2, r3
 8005782:	9200      	str	r2, [sp, #0]
 8005784:	9a06      	ldr	r2, [sp, #24]
 8005786:	1af6      	subs	r6, r6, r3
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	9306      	str	r3, [sp, #24]
 800578c:	9b08      	ldr	r3, [sp, #32]
 800578e:	b30b      	cbz	r3, 80057d4 <_dtoa_r+0x794>
 8005790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 80c6 	beq.w	8005924 <_dtoa_r+0x8e4>
 8005798:	2c00      	cmp	r4, #0
 800579a:	f000 80c0 	beq.w	800591e <_dtoa_r+0x8de>
 800579e:	4629      	mov	r1, r5
 80057a0:	4622      	mov	r2, r4
 80057a2:	4648      	mov	r0, r9
 80057a4:	f000 fcc8 	bl	8006138 <__pow5mult>
 80057a8:	9a02      	ldr	r2, [sp, #8]
 80057aa:	4601      	mov	r1, r0
 80057ac:	4605      	mov	r5, r0
 80057ae:	4648      	mov	r0, r9
 80057b0:	f000 fc20 	bl	8005ff4 <__multiply>
 80057b4:	9902      	ldr	r1, [sp, #8]
 80057b6:	4680      	mov	r8, r0
 80057b8:	4648      	mov	r0, r9
 80057ba:	f000 fb51 	bl	8005e60 <_Bfree>
 80057be:	9b08      	ldr	r3, [sp, #32]
 80057c0:	1b1b      	subs	r3, r3, r4
 80057c2:	9308      	str	r3, [sp, #32]
 80057c4:	f000 80b1 	beq.w	800592a <_dtoa_r+0x8ea>
 80057c8:	9a08      	ldr	r2, [sp, #32]
 80057ca:	4641      	mov	r1, r8
 80057cc:	4648      	mov	r0, r9
 80057ce:	f000 fcb3 	bl	8006138 <__pow5mult>
 80057d2:	9002      	str	r0, [sp, #8]
 80057d4:	2101      	movs	r1, #1
 80057d6:	4648      	mov	r0, r9
 80057d8:	f000 fbf6 	bl	8005fc8 <__i2b>
 80057dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057de:	4604      	mov	r4, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 81d8 	beq.w	8005b96 <_dtoa_r+0xb56>
 80057e6:	461a      	mov	r2, r3
 80057e8:	4601      	mov	r1, r0
 80057ea:	4648      	mov	r0, r9
 80057ec:	f000 fca4 	bl	8006138 <__pow5mult>
 80057f0:	9b07      	ldr	r3, [sp, #28]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	4604      	mov	r4, r0
 80057f6:	f300 809f 	bgt.w	8005938 <_dtoa_r+0x8f8>
 80057fa:	9b04      	ldr	r3, [sp, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f040 8097 	bne.w	8005930 <_dtoa_r+0x8f0>
 8005802:	9b05      	ldr	r3, [sp, #20]
 8005804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005808:	2b00      	cmp	r3, #0
 800580a:	f040 8093 	bne.w	8005934 <_dtoa_r+0x8f4>
 800580e:	9b05      	ldr	r3, [sp, #20]
 8005810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005814:	0d1b      	lsrs	r3, r3, #20
 8005816:	051b      	lsls	r3, r3, #20
 8005818:	b133      	cbz	r3, 8005828 <_dtoa_r+0x7e8>
 800581a:	9b00      	ldr	r3, [sp, #0]
 800581c:	3301      	adds	r3, #1
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	9b06      	ldr	r3, [sp, #24]
 8005822:	3301      	adds	r3, #1
 8005824:	9306      	str	r3, [sp, #24]
 8005826:	2301      	movs	r3, #1
 8005828:	9308      	str	r3, [sp, #32]
 800582a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 81b8 	beq.w	8005ba2 <_dtoa_r+0xb62>
 8005832:	6923      	ldr	r3, [r4, #16]
 8005834:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005838:	6918      	ldr	r0, [r3, #16]
 800583a:	f000 fb79 	bl	8005f30 <__hi0bits>
 800583e:	f1c0 0020 	rsb	r0, r0, #32
 8005842:	9b06      	ldr	r3, [sp, #24]
 8005844:	4418      	add	r0, r3
 8005846:	f010 001f 	ands.w	r0, r0, #31
 800584a:	f000 8082 	beq.w	8005952 <_dtoa_r+0x912>
 800584e:	f1c0 0320 	rsb	r3, r0, #32
 8005852:	2b04      	cmp	r3, #4
 8005854:	dd73      	ble.n	800593e <_dtoa_r+0x8fe>
 8005856:	9b00      	ldr	r3, [sp, #0]
 8005858:	f1c0 001c 	rsb	r0, r0, #28
 800585c:	4403      	add	r3, r0
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	9b06      	ldr	r3, [sp, #24]
 8005862:	4403      	add	r3, r0
 8005864:	4406      	add	r6, r0
 8005866:	9306      	str	r3, [sp, #24]
 8005868:	9b00      	ldr	r3, [sp, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	dd05      	ble.n	800587a <_dtoa_r+0x83a>
 800586e:	9902      	ldr	r1, [sp, #8]
 8005870:	461a      	mov	r2, r3
 8005872:	4648      	mov	r0, r9
 8005874:	f000 fcba 	bl	80061ec <__lshift>
 8005878:	9002      	str	r0, [sp, #8]
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	2b00      	cmp	r3, #0
 800587e:	dd05      	ble.n	800588c <_dtoa_r+0x84c>
 8005880:	4621      	mov	r1, r4
 8005882:	461a      	mov	r2, r3
 8005884:	4648      	mov	r0, r9
 8005886:	f000 fcb1 	bl	80061ec <__lshift>
 800588a:	4604      	mov	r4, r0
 800588c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	d061      	beq.n	8005956 <_dtoa_r+0x916>
 8005892:	9802      	ldr	r0, [sp, #8]
 8005894:	4621      	mov	r1, r4
 8005896:	f000 fd15 	bl	80062c4 <__mcmp>
 800589a:	2800      	cmp	r0, #0
 800589c:	da5b      	bge.n	8005956 <_dtoa_r+0x916>
 800589e:	2300      	movs	r3, #0
 80058a0:	9902      	ldr	r1, [sp, #8]
 80058a2:	220a      	movs	r2, #10
 80058a4:	4648      	mov	r0, r9
 80058a6:	f000 fafd 	bl	8005ea4 <__multadd>
 80058aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ac:	9002      	str	r0, [sp, #8]
 80058ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 8177 	beq.w	8005ba6 <_dtoa_r+0xb66>
 80058b8:	4629      	mov	r1, r5
 80058ba:	2300      	movs	r3, #0
 80058bc:	220a      	movs	r2, #10
 80058be:	4648      	mov	r0, r9
 80058c0:	f000 faf0 	bl	8005ea4 <__multadd>
 80058c4:	f1bb 0f00 	cmp.w	fp, #0
 80058c8:	4605      	mov	r5, r0
 80058ca:	dc6f      	bgt.n	80059ac <_dtoa_r+0x96c>
 80058cc:	9b07      	ldr	r3, [sp, #28]
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	dc49      	bgt.n	8005966 <_dtoa_r+0x926>
 80058d2:	e06b      	b.n	80059ac <_dtoa_r+0x96c>
 80058d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80058da:	e73c      	b.n	8005756 <_dtoa_r+0x716>
 80058dc:	3fe00000 	.word	0x3fe00000
 80058e0:	40240000 	.word	0x40240000
 80058e4:	9b03      	ldr	r3, [sp, #12]
 80058e6:	1e5c      	subs	r4, r3, #1
 80058e8:	9b08      	ldr	r3, [sp, #32]
 80058ea:	42a3      	cmp	r3, r4
 80058ec:	db09      	blt.n	8005902 <_dtoa_r+0x8c2>
 80058ee:	1b1c      	subs	r4, r3, r4
 80058f0:	9b03      	ldr	r3, [sp, #12]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f6bf af30 	bge.w	8005758 <_dtoa_r+0x718>
 80058f8:	9b00      	ldr	r3, [sp, #0]
 80058fa:	9a03      	ldr	r2, [sp, #12]
 80058fc:	1a9e      	subs	r6, r3, r2
 80058fe:	2300      	movs	r3, #0
 8005900:	e72b      	b.n	800575a <_dtoa_r+0x71a>
 8005902:	9b08      	ldr	r3, [sp, #32]
 8005904:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005906:	9408      	str	r4, [sp, #32]
 8005908:	1ae3      	subs	r3, r4, r3
 800590a:	441a      	add	r2, r3
 800590c:	9e00      	ldr	r6, [sp, #0]
 800590e:	9b03      	ldr	r3, [sp, #12]
 8005910:	920d      	str	r2, [sp, #52]	@ 0x34
 8005912:	2400      	movs	r4, #0
 8005914:	e721      	b.n	800575a <_dtoa_r+0x71a>
 8005916:	9c08      	ldr	r4, [sp, #32]
 8005918:	9e00      	ldr	r6, [sp, #0]
 800591a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800591c:	e728      	b.n	8005770 <_dtoa_r+0x730>
 800591e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005922:	e751      	b.n	80057c8 <_dtoa_r+0x788>
 8005924:	9a08      	ldr	r2, [sp, #32]
 8005926:	9902      	ldr	r1, [sp, #8]
 8005928:	e750      	b.n	80057cc <_dtoa_r+0x78c>
 800592a:	f8cd 8008 	str.w	r8, [sp, #8]
 800592e:	e751      	b.n	80057d4 <_dtoa_r+0x794>
 8005930:	2300      	movs	r3, #0
 8005932:	e779      	b.n	8005828 <_dtoa_r+0x7e8>
 8005934:	9b04      	ldr	r3, [sp, #16]
 8005936:	e777      	b.n	8005828 <_dtoa_r+0x7e8>
 8005938:	2300      	movs	r3, #0
 800593a:	9308      	str	r3, [sp, #32]
 800593c:	e779      	b.n	8005832 <_dtoa_r+0x7f2>
 800593e:	d093      	beq.n	8005868 <_dtoa_r+0x828>
 8005940:	9a00      	ldr	r2, [sp, #0]
 8005942:	331c      	adds	r3, #28
 8005944:	441a      	add	r2, r3
 8005946:	9200      	str	r2, [sp, #0]
 8005948:	9a06      	ldr	r2, [sp, #24]
 800594a:	441a      	add	r2, r3
 800594c:	441e      	add	r6, r3
 800594e:	9206      	str	r2, [sp, #24]
 8005950:	e78a      	b.n	8005868 <_dtoa_r+0x828>
 8005952:	4603      	mov	r3, r0
 8005954:	e7f4      	b.n	8005940 <_dtoa_r+0x900>
 8005956:	9b03      	ldr	r3, [sp, #12]
 8005958:	2b00      	cmp	r3, #0
 800595a:	46b8      	mov	r8, r7
 800595c:	dc20      	bgt.n	80059a0 <_dtoa_r+0x960>
 800595e:	469b      	mov	fp, r3
 8005960:	9b07      	ldr	r3, [sp, #28]
 8005962:	2b02      	cmp	r3, #2
 8005964:	dd1e      	ble.n	80059a4 <_dtoa_r+0x964>
 8005966:	f1bb 0f00 	cmp.w	fp, #0
 800596a:	f47f adb1 	bne.w	80054d0 <_dtoa_r+0x490>
 800596e:	4621      	mov	r1, r4
 8005970:	465b      	mov	r3, fp
 8005972:	2205      	movs	r2, #5
 8005974:	4648      	mov	r0, r9
 8005976:	f000 fa95 	bl	8005ea4 <__multadd>
 800597a:	4601      	mov	r1, r0
 800597c:	4604      	mov	r4, r0
 800597e:	9802      	ldr	r0, [sp, #8]
 8005980:	f000 fca0 	bl	80062c4 <__mcmp>
 8005984:	2800      	cmp	r0, #0
 8005986:	f77f ada3 	ble.w	80054d0 <_dtoa_r+0x490>
 800598a:	4656      	mov	r6, sl
 800598c:	2331      	movs	r3, #49	@ 0x31
 800598e:	f806 3b01 	strb.w	r3, [r6], #1
 8005992:	f108 0801 	add.w	r8, r8, #1
 8005996:	e59f      	b.n	80054d8 <_dtoa_r+0x498>
 8005998:	9c03      	ldr	r4, [sp, #12]
 800599a:	46b8      	mov	r8, r7
 800599c:	4625      	mov	r5, r4
 800599e:	e7f4      	b.n	800598a <_dtoa_r+0x94a>
 80059a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80059a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 8101 	beq.w	8005bae <_dtoa_r+0xb6e>
 80059ac:	2e00      	cmp	r6, #0
 80059ae:	dd05      	ble.n	80059bc <_dtoa_r+0x97c>
 80059b0:	4629      	mov	r1, r5
 80059b2:	4632      	mov	r2, r6
 80059b4:	4648      	mov	r0, r9
 80059b6:	f000 fc19 	bl	80061ec <__lshift>
 80059ba:	4605      	mov	r5, r0
 80059bc:	9b08      	ldr	r3, [sp, #32]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d05c      	beq.n	8005a7c <_dtoa_r+0xa3c>
 80059c2:	6869      	ldr	r1, [r5, #4]
 80059c4:	4648      	mov	r0, r9
 80059c6:	f000 fa0b 	bl	8005de0 <_Balloc>
 80059ca:	4606      	mov	r6, r0
 80059cc:	b928      	cbnz	r0, 80059da <_dtoa_r+0x99a>
 80059ce:	4b82      	ldr	r3, [pc, #520]	@ (8005bd8 <_dtoa_r+0xb98>)
 80059d0:	4602      	mov	r2, r0
 80059d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80059d6:	f7ff bb4a 	b.w	800506e <_dtoa_r+0x2e>
 80059da:	692a      	ldr	r2, [r5, #16]
 80059dc:	3202      	adds	r2, #2
 80059de:	0092      	lsls	r2, r2, #2
 80059e0:	f105 010c 	add.w	r1, r5, #12
 80059e4:	300c      	adds	r0, #12
 80059e6:	f000 fff7 	bl	80069d8 <memcpy>
 80059ea:	2201      	movs	r2, #1
 80059ec:	4631      	mov	r1, r6
 80059ee:	4648      	mov	r0, r9
 80059f0:	f000 fbfc 	bl	80061ec <__lshift>
 80059f4:	f10a 0301 	add.w	r3, sl, #1
 80059f8:	9300      	str	r3, [sp, #0]
 80059fa:	eb0a 030b 	add.w	r3, sl, fp
 80059fe:	9308      	str	r3, [sp, #32]
 8005a00:	9b04      	ldr	r3, [sp, #16]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	462f      	mov	r7, r5
 8005a08:	9306      	str	r3, [sp, #24]
 8005a0a:	4605      	mov	r5, r0
 8005a0c:	9b00      	ldr	r3, [sp, #0]
 8005a0e:	9802      	ldr	r0, [sp, #8]
 8005a10:	4621      	mov	r1, r4
 8005a12:	f103 3bff 	add.w	fp, r3, #4294967295
 8005a16:	f7ff fa8a 	bl	8004f2e <quorem>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	3330      	adds	r3, #48	@ 0x30
 8005a1e:	9003      	str	r0, [sp, #12]
 8005a20:	4639      	mov	r1, r7
 8005a22:	9802      	ldr	r0, [sp, #8]
 8005a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a26:	f000 fc4d 	bl	80062c4 <__mcmp>
 8005a2a:	462a      	mov	r2, r5
 8005a2c:	9004      	str	r0, [sp, #16]
 8005a2e:	4621      	mov	r1, r4
 8005a30:	4648      	mov	r0, r9
 8005a32:	f000 fc63 	bl	80062fc <__mdiff>
 8005a36:	68c2      	ldr	r2, [r0, #12]
 8005a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a3a:	4606      	mov	r6, r0
 8005a3c:	bb02      	cbnz	r2, 8005a80 <_dtoa_r+0xa40>
 8005a3e:	4601      	mov	r1, r0
 8005a40:	9802      	ldr	r0, [sp, #8]
 8005a42:	f000 fc3f 	bl	80062c4 <__mcmp>
 8005a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a48:	4602      	mov	r2, r0
 8005a4a:	4631      	mov	r1, r6
 8005a4c:	4648      	mov	r0, r9
 8005a4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a52:	f000 fa05 	bl	8005e60 <_Bfree>
 8005a56:	9b07      	ldr	r3, [sp, #28]
 8005a58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a5a:	9e00      	ldr	r6, [sp, #0]
 8005a5c:	ea42 0103 	orr.w	r1, r2, r3
 8005a60:	9b06      	ldr	r3, [sp, #24]
 8005a62:	4319      	orrs	r1, r3
 8005a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a66:	d10d      	bne.n	8005a84 <_dtoa_r+0xa44>
 8005a68:	2b39      	cmp	r3, #57	@ 0x39
 8005a6a:	d027      	beq.n	8005abc <_dtoa_r+0xa7c>
 8005a6c:	9a04      	ldr	r2, [sp, #16]
 8005a6e:	2a00      	cmp	r2, #0
 8005a70:	dd01      	ble.n	8005a76 <_dtoa_r+0xa36>
 8005a72:	9b03      	ldr	r3, [sp, #12]
 8005a74:	3331      	adds	r3, #49	@ 0x31
 8005a76:	f88b 3000 	strb.w	r3, [fp]
 8005a7a:	e52e      	b.n	80054da <_dtoa_r+0x49a>
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	e7b9      	b.n	80059f4 <_dtoa_r+0x9b4>
 8005a80:	2201      	movs	r2, #1
 8005a82:	e7e2      	b.n	8005a4a <_dtoa_r+0xa0a>
 8005a84:	9904      	ldr	r1, [sp, #16]
 8005a86:	2900      	cmp	r1, #0
 8005a88:	db04      	blt.n	8005a94 <_dtoa_r+0xa54>
 8005a8a:	9807      	ldr	r0, [sp, #28]
 8005a8c:	4301      	orrs	r1, r0
 8005a8e:	9806      	ldr	r0, [sp, #24]
 8005a90:	4301      	orrs	r1, r0
 8005a92:	d120      	bne.n	8005ad6 <_dtoa_r+0xa96>
 8005a94:	2a00      	cmp	r2, #0
 8005a96:	ddee      	ble.n	8005a76 <_dtoa_r+0xa36>
 8005a98:	9902      	ldr	r1, [sp, #8]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	4648      	mov	r0, r9
 8005aa0:	f000 fba4 	bl	80061ec <__lshift>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	9002      	str	r0, [sp, #8]
 8005aa8:	f000 fc0c 	bl	80062c4 <__mcmp>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	9b00      	ldr	r3, [sp, #0]
 8005ab0:	dc02      	bgt.n	8005ab8 <_dtoa_r+0xa78>
 8005ab2:	d1e0      	bne.n	8005a76 <_dtoa_r+0xa36>
 8005ab4:	07da      	lsls	r2, r3, #31
 8005ab6:	d5de      	bpl.n	8005a76 <_dtoa_r+0xa36>
 8005ab8:	2b39      	cmp	r3, #57	@ 0x39
 8005aba:	d1da      	bne.n	8005a72 <_dtoa_r+0xa32>
 8005abc:	2339      	movs	r3, #57	@ 0x39
 8005abe:	f88b 3000 	strb.w	r3, [fp]
 8005ac2:	4633      	mov	r3, r6
 8005ac4:	461e      	mov	r6, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005acc:	2a39      	cmp	r2, #57	@ 0x39
 8005ace:	d04e      	beq.n	8005b6e <_dtoa_r+0xb2e>
 8005ad0:	3201      	adds	r2, #1
 8005ad2:	701a      	strb	r2, [r3, #0]
 8005ad4:	e501      	b.n	80054da <_dtoa_r+0x49a>
 8005ad6:	2a00      	cmp	r2, #0
 8005ad8:	dd03      	ble.n	8005ae2 <_dtoa_r+0xaa2>
 8005ada:	2b39      	cmp	r3, #57	@ 0x39
 8005adc:	d0ee      	beq.n	8005abc <_dtoa_r+0xa7c>
 8005ade:	3301      	adds	r3, #1
 8005ae0:	e7c9      	b.n	8005a76 <_dtoa_r+0xa36>
 8005ae2:	9a00      	ldr	r2, [sp, #0]
 8005ae4:	9908      	ldr	r1, [sp, #32]
 8005ae6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005aea:	428a      	cmp	r2, r1
 8005aec:	d028      	beq.n	8005b40 <_dtoa_r+0xb00>
 8005aee:	9902      	ldr	r1, [sp, #8]
 8005af0:	2300      	movs	r3, #0
 8005af2:	220a      	movs	r2, #10
 8005af4:	4648      	mov	r0, r9
 8005af6:	f000 f9d5 	bl	8005ea4 <__multadd>
 8005afa:	42af      	cmp	r7, r5
 8005afc:	9002      	str	r0, [sp, #8]
 8005afe:	f04f 0300 	mov.w	r3, #0
 8005b02:	f04f 020a 	mov.w	r2, #10
 8005b06:	4639      	mov	r1, r7
 8005b08:	4648      	mov	r0, r9
 8005b0a:	d107      	bne.n	8005b1c <_dtoa_r+0xadc>
 8005b0c:	f000 f9ca 	bl	8005ea4 <__multadd>
 8005b10:	4607      	mov	r7, r0
 8005b12:	4605      	mov	r5, r0
 8005b14:	9b00      	ldr	r3, [sp, #0]
 8005b16:	3301      	adds	r3, #1
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	e777      	b.n	8005a0c <_dtoa_r+0x9cc>
 8005b1c:	f000 f9c2 	bl	8005ea4 <__multadd>
 8005b20:	4629      	mov	r1, r5
 8005b22:	4607      	mov	r7, r0
 8005b24:	2300      	movs	r3, #0
 8005b26:	220a      	movs	r2, #10
 8005b28:	4648      	mov	r0, r9
 8005b2a:	f000 f9bb 	bl	8005ea4 <__multadd>
 8005b2e:	4605      	mov	r5, r0
 8005b30:	e7f0      	b.n	8005b14 <_dtoa_r+0xad4>
 8005b32:	f1bb 0f00 	cmp.w	fp, #0
 8005b36:	bfcc      	ite	gt
 8005b38:	465e      	movgt	r6, fp
 8005b3a:	2601      	movle	r6, #1
 8005b3c:	4456      	add	r6, sl
 8005b3e:	2700      	movs	r7, #0
 8005b40:	9902      	ldr	r1, [sp, #8]
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	2201      	movs	r2, #1
 8005b46:	4648      	mov	r0, r9
 8005b48:	f000 fb50 	bl	80061ec <__lshift>
 8005b4c:	4621      	mov	r1, r4
 8005b4e:	9002      	str	r0, [sp, #8]
 8005b50:	f000 fbb8 	bl	80062c4 <__mcmp>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	dcb4      	bgt.n	8005ac2 <_dtoa_r+0xa82>
 8005b58:	d102      	bne.n	8005b60 <_dtoa_r+0xb20>
 8005b5a:	9b00      	ldr	r3, [sp, #0]
 8005b5c:	07db      	lsls	r3, r3, #31
 8005b5e:	d4b0      	bmi.n	8005ac2 <_dtoa_r+0xa82>
 8005b60:	4633      	mov	r3, r6
 8005b62:	461e      	mov	r6, r3
 8005b64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b68:	2a30      	cmp	r2, #48	@ 0x30
 8005b6a:	d0fa      	beq.n	8005b62 <_dtoa_r+0xb22>
 8005b6c:	e4b5      	b.n	80054da <_dtoa_r+0x49a>
 8005b6e:	459a      	cmp	sl, r3
 8005b70:	d1a8      	bne.n	8005ac4 <_dtoa_r+0xa84>
 8005b72:	2331      	movs	r3, #49	@ 0x31
 8005b74:	f108 0801 	add.w	r8, r8, #1
 8005b78:	f88a 3000 	strb.w	r3, [sl]
 8005b7c:	e4ad      	b.n	80054da <_dtoa_r+0x49a>
 8005b7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005bdc <_dtoa_r+0xb9c>
 8005b84:	b11b      	cbz	r3, 8005b8e <_dtoa_r+0xb4e>
 8005b86:	f10a 0308 	add.w	r3, sl, #8
 8005b8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005b8c:	6013      	str	r3, [r2, #0]
 8005b8e:	4650      	mov	r0, sl
 8005b90:	b017      	add	sp, #92	@ 0x5c
 8005b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b96:	9b07      	ldr	r3, [sp, #28]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	f77f ae2e 	ble.w	80057fa <_dtoa_r+0x7ba>
 8005b9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ba0:	9308      	str	r3, [sp, #32]
 8005ba2:	2001      	movs	r0, #1
 8005ba4:	e64d      	b.n	8005842 <_dtoa_r+0x802>
 8005ba6:	f1bb 0f00 	cmp.w	fp, #0
 8005baa:	f77f aed9 	ble.w	8005960 <_dtoa_r+0x920>
 8005bae:	4656      	mov	r6, sl
 8005bb0:	9802      	ldr	r0, [sp, #8]
 8005bb2:	4621      	mov	r1, r4
 8005bb4:	f7ff f9bb 	bl	8004f2e <quorem>
 8005bb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005bbc:	f806 3b01 	strb.w	r3, [r6], #1
 8005bc0:	eba6 020a 	sub.w	r2, r6, sl
 8005bc4:	4593      	cmp	fp, r2
 8005bc6:	ddb4      	ble.n	8005b32 <_dtoa_r+0xaf2>
 8005bc8:	9902      	ldr	r1, [sp, #8]
 8005bca:	2300      	movs	r3, #0
 8005bcc:	220a      	movs	r2, #10
 8005bce:	4648      	mov	r0, r9
 8005bd0:	f000 f968 	bl	8005ea4 <__multadd>
 8005bd4:	9002      	str	r0, [sp, #8]
 8005bd6:	e7eb      	b.n	8005bb0 <_dtoa_r+0xb70>
 8005bd8:	08006db4 	.word	0x08006db4
 8005bdc:	08006d38 	.word	0x08006d38

08005be0 <_free_r>:
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	4605      	mov	r5, r0
 8005be4:	2900      	cmp	r1, #0
 8005be6:	d041      	beq.n	8005c6c <_free_r+0x8c>
 8005be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bec:	1f0c      	subs	r4, r1, #4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	bfb8      	it	lt
 8005bf2:	18e4      	addlt	r4, r4, r3
 8005bf4:	f000 f8e8 	bl	8005dc8 <__malloc_lock>
 8005bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c70 <_free_r+0x90>)
 8005bfa:	6813      	ldr	r3, [r2, #0]
 8005bfc:	b933      	cbnz	r3, 8005c0c <_free_r+0x2c>
 8005bfe:	6063      	str	r3, [r4, #4]
 8005c00:	6014      	str	r4, [r2, #0]
 8005c02:	4628      	mov	r0, r5
 8005c04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c08:	f000 b8e4 	b.w	8005dd4 <__malloc_unlock>
 8005c0c:	42a3      	cmp	r3, r4
 8005c0e:	d908      	bls.n	8005c22 <_free_r+0x42>
 8005c10:	6820      	ldr	r0, [r4, #0]
 8005c12:	1821      	adds	r1, r4, r0
 8005c14:	428b      	cmp	r3, r1
 8005c16:	bf01      	itttt	eq
 8005c18:	6819      	ldreq	r1, [r3, #0]
 8005c1a:	685b      	ldreq	r3, [r3, #4]
 8005c1c:	1809      	addeq	r1, r1, r0
 8005c1e:	6021      	streq	r1, [r4, #0]
 8005c20:	e7ed      	b.n	8005bfe <_free_r+0x1e>
 8005c22:	461a      	mov	r2, r3
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	b10b      	cbz	r3, 8005c2c <_free_r+0x4c>
 8005c28:	42a3      	cmp	r3, r4
 8005c2a:	d9fa      	bls.n	8005c22 <_free_r+0x42>
 8005c2c:	6811      	ldr	r1, [r2, #0]
 8005c2e:	1850      	adds	r0, r2, r1
 8005c30:	42a0      	cmp	r0, r4
 8005c32:	d10b      	bne.n	8005c4c <_free_r+0x6c>
 8005c34:	6820      	ldr	r0, [r4, #0]
 8005c36:	4401      	add	r1, r0
 8005c38:	1850      	adds	r0, r2, r1
 8005c3a:	4283      	cmp	r3, r0
 8005c3c:	6011      	str	r1, [r2, #0]
 8005c3e:	d1e0      	bne.n	8005c02 <_free_r+0x22>
 8005c40:	6818      	ldr	r0, [r3, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	6053      	str	r3, [r2, #4]
 8005c46:	4408      	add	r0, r1
 8005c48:	6010      	str	r0, [r2, #0]
 8005c4a:	e7da      	b.n	8005c02 <_free_r+0x22>
 8005c4c:	d902      	bls.n	8005c54 <_free_r+0x74>
 8005c4e:	230c      	movs	r3, #12
 8005c50:	602b      	str	r3, [r5, #0]
 8005c52:	e7d6      	b.n	8005c02 <_free_r+0x22>
 8005c54:	6820      	ldr	r0, [r4, #0]
 8005c56:	1821      	adds	r1, r4, r0
 8005c58:	428b      	cmp	r3, r1
 8005c5a:	bf04      	itt	eq
 8005c5c:	6819      	ldreq	r1, [r3, #0]
 8005c5e:	685b      	ldreq	r3, [r3, #4]
 8005c60:	6063      	str	r3, [r4, #4]
 8005c62:	bf04      	itt	eq
 8005c64:	1809      	addeq	r1, r1, r0
 8005c66:	6021      	streq	r1, [r4, #0]
 8005c68:	6054      	str	r4, [r2, #4]
 8005c6a:	e7ca      	b.n	8005c02 <_free_r+0x22>
 8005c6c:	bd38      	pop	{r3, r4, r5, pc}
 8005c6e:	bf00      	nop
 8005c70:	200003f4 	.word	0x200003f4

08005c74 <malloc>:
 8005c74:	4b02      	ldr	r3, [pc, #8]	@ (8005c80 <malloc+0xc>)
 8005c76:	4601      	mov	r1, r0
 8005c78:	6818      	ldr	r0, [r3, #0]
 8005c7a:	f000 b825 	b.w	8005cc8 <_malloc_r>
 8005c7e:	bf00      	nop
 8005c80:	20000018 	.word	0x20000018

08005c84 <sbrk_aligned>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	4e0f      	ldr	r6, [pc, #60]	@ (8005cc4 <sbrk_aligned+0x40>)
 8005c88:	460c      	mov	r4, r1
 8005c8a:	6831      	ldr	r1, [r6, #0]
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	b911      	cbnz	r1, 8005c96 <sbrk_aligned+0x12>
 8005c90:	f000 fe92 	bl	80069b8 <_sbrk_r>
 8005c94:	6030      	str	r0, [r6, #0]
 8005c96:	4621      	mov	r1, r4
 8005c98:	4628      	mov	r0, r5
 8005c9a:	f000 fe8d 	bl	80069b8 <_sbrk_r>
 8005c9e:	1c43      	adds	r3, r0, #1
 8005ca0:	d103      	bne.n	8005caa <sbrk_aligned+0x26>
 8005ca2:	f04f 34ff 	mov.w	r4, #4294967295
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	bd70      	pop	{r4, r5, r6, pc}
 8005caa:	1cc4      	adds	r4, r0, #3
 8005cac:	f024 0403 	bic.w	r4, r4, #3
 8005cb0:	42a0      	cmp	r0, r4
 8005cb2:	d0f8      	beq.n	8005ca6 <sbrk_aligned+0x22>
 8005cb4:	1a21      	subs	r1, r4, r0
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f000 fe7e 	bl	80069b8 <_sbrk_r>
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d1f2      	bne.n	8005ca6 <sbrk_aligned+0x22>
 8005cc0:	e7ef      	b.n	8005ca2 <sbrk_aligned+0x1e>
 8005cc2:	bf00      	nop
 8005cc4:	200003f0 	.word	0x200003f0

08005cc8 <_malloc_r>:
 8005cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ccc:	1ccd      	adds	r5, r1, #3
 8005cce:	f025 0503 	bic.w	r5, r5, #3
 8005cd2:	3508      	adds	r5, #8
 8005cd4:	2d0c      	cmp	r5, #12
 8005cd6:	bf38      	it	cc
 8005cd8:	250c      	movcc	r5, #12
 8005cda:	2d00      	cmp	r5, #0
 8005cdc:	4606      	mov	r6, r0
 8005cde:	db01      	blt.n	8005ce4 <_malloc_r+0x1c>
 8005ce0:	42a9      	cmp	r1, r5
 8005ce2:	d904      	bls.n	8005cee <_malloc_r+0x26>
 8005ce4:	230c      	movs	r3, #12
 8005ce6:	6033      	str	r3, [r6, #0]
 8005ce8:	2000      	movs	r0, #0
 8005cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005dc4 <_malloc_r+0xfc>
 8005cf2:	f000 f869 	bl	8005dc8 <__malloc_lock>
 8005cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cfa:	461c      	mov	r4, r3
 8005cfc:	bb44      	cbnz	r4, 8005d50 <_malloc_r+0x88>
 8005cfe:	4629      	mov	r1, r5
 8005d00:	4630      	mov	r0, r6
 8005d02:	f7ff ffbf 	bl	8005c84 <sbrk_aligned>
 8005d06:	1c43      	adds	r3, r0, #1
 8005d08:	4604      	mov	r4, r0
 8005d0a:	d158      	bne.n	8005dbe <_malloc_r+0xf6>
 8005d0c:	f8d8 4000 	ldr.w	r4, [r8]
 8005d10:	4627      	mov	r7, r4
 8005d12:	2f00      	cmp	r7, #0
 8005d14:	d143      	bne.n	8005d9e <_malloc_r+0xd6>
 8005d16:	2c00      	cmp	r4, #0
 8005d18:	d04b      	beq.n	8005db2 <_malloc_r+0xea>
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	4639      	mov	r1, r7
 8005d1e:	4630      	mov	r0, r6
 8005d20:	eb04 0903 	add.w	r9, r4, r3
 8005d24:	f000 fe48 	bl	80069b8 <_sbrk_r>
 8005d28:	4581      	cmp	r9, r0
 8005d2a:	d142      	bne.n	8005db2 <_malloc_r+0xea>
 8005d2c:	6821      	ldr	r1, [r4, #0]
 8005d2e:	1a6d      	subs	r5, r5, r1
 8005d30:	4629      	mov	r1, r5
 8005d32:	4630      	mov	r0, r6
 8005d34:	f7ff ffa6 	bl	8005c84 <sbrk_aligned>
 8005d38:	3001      	adds	r0, #1
 8005d3a:	d03a      	beq.n	8005db2 <_malloc_r+0xea>
 8005d3c:	6823      	ldr	r3, [r4, #0]
 8005d3e:	442b      	add	r3, r5
 8005d40:	6023      	str	r3, [r4, #0]
 8005d42:	f8d8 3000 	ldr.w	r3, [r8]
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	bb62      	cbnz	r2, 8005da4 <_malloc_r+0xdc>
 8005d4a:	f8c8 7000 	str.w	r7, [r8]
 8005d4e:	e00f      	b.n	8005d70 <_malloc_r+0xa8>
 8005d50:	6822      	ldr	r2, [r4, #0]
 8005d52:	1b52      	subs	r2, r2, r5
 8005d54:	d420      	bmi.n	8005d98 <_malloc_r+0xd0>
 8005d56:	2a0b      	cmp	r2, #11
 8005d58:	d917      	bls.n	8005d8a <_malloc_r+0xc2>
 8005d5a:	1961      	adds	r1, r4, r5
 8005d5c:	42a3      	cmp	r3, r4
 8005d5e:	6025      	str	r5, [r4, #0]
 8005d60:	bf18      	it	ne
 8005d62:	6059      	strne	r1, [r3, #4]
 8005d64:	6863      	ldr	r3, [r4, #4]
 8005d66:	bf08      	it	eq
 8005d68:	f8c8 1000 	streq.w	r1, [r8]
 8005d6c:	5162      	str	r2, [r4, r5]
 8005d6e:	604b      	str	r3, [r1, #4]
 8005d70:	4630      	mov	r0, r6
 8005d72:	f000 f82f 	bl	8005dd4 <__malloc_unlock>
 8005d76:	f104 000b 	add.w	r0, r4, #11
 8005d7a:	1d23      	adds	r3, r4, #4
 8005d7c:	f020 0007 	bic.w	r0, r0, #7
 8005d80:	1ac2      	subs	r2, r0, r3
 8005d82:	bf1c      	itt	ne
 8005d84:	1a1b      	subne	r3, r3, r0
 8005d86:	50a3      	strne	r3, [r4, r2]
 8005d88:	e7af      	b.n	8005cea <_malloc_r+0x22>
 8005d8a:	6862      	ldr	r2, [r4, #4]
 8005d8c:	42a3      	cmp	r3, r4
 8005d8e:	bf0c      	ite	eq
 8005d90:	f8c8 2000 	streq.w	r2, [r8]
 8005d94:	605a      	strne	r2, [r3, #4]
 8005d96:	e7eb      	b.n	8005d70 <_malloc_r+0xa8>
 8005d98:	4623      	mov	r3, r4
 8005d9a:	6864      	ldr	r4, [r4, #4]
 8005d9c:	e7ae      	b.n	8005cfc <_malloc_r+0x34>
 8005d9e:	463c      	mov	r4, r7
 8005da0:	687f      	ldr	r7, [r7, #4]
 8005da2:	e7b6      	b.n	8005d12 <_malloc_r+0x4a>
 8005da4:	461a      	mov	r2, r3
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	42a3      	cmp	r3, r4
 8005daa:	d1fb      	bne.n	8005da4 <_malloc_r+0xdc>
 8005dac:	2300      	movs	r3, #0
 8005dae:	6053      	str	r3, [r2, #4]
 8005db0:	e7de      	b.n	8005d70 <_malloc_r+0xa8>
 8005db2:	230c      	movs	r3, #12
 8005db4:	6033      	str	r3, [r6, #0]
 8005db6:	4630      	mov	r0, r6
 8005db8:	f000 f80c 	bl	8005dd4 <__malloc_unlock>
 8005dbc:	e794      	b.n	8005ce8 <_malloc_r+0x20>
 8005dbe:	6005      	str	r5, [r0, #0]
 8005dc0:	e7d6      	b.n	8005d70 <_malloc_r+0xa8>
 8005dc2:	bf00      	nop
 8005dc4:	200003f4 	.word	0x200003f4

08005dc8 <__malloc_lock>:
 8005dc8:	4801      	ldr	r0, [pc, #4]	@ (8005dd0 <__malloc_lock+0x8>)
 8005dca:	f7ff b8ae 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 8005dce:	bf00      	nop
 8005dd0:	200003ec 	.word	0x200003ec

08005dd4 <__malloc_unlock>:
 8005dd4:	4801      	ldr	r0, [pc, #4]	@ (8005ddc <__malloc_unlock+0x8>)
 8005dd6:	f7ff b8a9 	b.w	8004f2c <__retarget_lock_release_recursive>
 8005dda:	bf00      	nop
 8005ddc:	200003ec 	.word	0x200003ec

08005de0 <_Balloc>:
 8005de0:	b570      	push	{r4, r5, r6, lr}
 8005de2:	69c6      	ldr	r6, [r0, #28]
 8005de4:	4604      	mov	r4, r0
 8005de6:	460d      	mov	r5, r1
 8005de8:	b976      	cbnz	r6, 8005e08 <_Balloc+0x28>
 8005dea:	2010      	movs	r0, #16
 8005dec:	f7ff ff42 	bl	8005c74 <malloc>
 8005df0:	4602      	mov	r2, r0
 8005df2:	61e0      	str	r0, [r4, #28]
 8005df4:	b920      	cbnz	r0, 8005e00 <_Balloc+0x20>
 8005df6:	4b18      	ldr	r3, [pc, #96]	@ (8005e58 <_Balloc+0x78>)
 8005df8:	4818      	ldr	r0, [pc, #96]	@ (8005e5c <_Balloc+0x7c>)
 8005dfa:	216b      	movs	r1, #107	@ 0x6b
 8005dfc:	f000 fdfa 	bl	80069f4 <__assert_func>
 8005e00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e04:	6006      	str	r6, [r0, #0]
 8005e06:	60c6      	str	r6, [r0, #12]
 8005e08:	69e6      	ldr	r6, [r4, #28]
 8005e0a:	68f3      	ldr	r3, [r6, #12]
 8005e0c:	b183      	cbz	r3, 8005e30 <_Balloc+0x50>
 8005e0e:	69e3      	ldr	r3, [r4, #28]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e16:	b9b8      	cbnz	r0, 8005e48 <_Balloc+0x68>
 8005e18:	2101      	movs	r1, #1
 8005e1a:	fa01 f605 	lsl.w	r6, r1, r5
 8005e1e:	1d72      	adds	r2, r6, #5
 8005e20:	0092      	lsls	r2, r2, #2
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 fe04 	bl	8006a30 <_calloc_r>
 8005e28:	b160      	cbz	r0, 8005e44 <_Balloc+0x64>
 8005e2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e2e:	e00e      	b.n	8005e4e <_Balloc+0x6e>
 8005e30:	2221      	movs	r2, #33	@ 0x21
 8005e32:	2104      	movs	r1, #4
 8005e34:	4620      	mov	r0, r4
 8005e36:	f000 fdfb 	bl	8006a30 <_calloc_r>
 8005e3a:	69e3      	ldr	r3, [r4, #28]
 8005e3c:	60f0      	str	r0, [r6, #12]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1e4      	bne.n	8005e0e <_Balloc+0x2e>
 8005e44:	2000      	movs	r0, #0
 8005e46:	bd70      	pop	{r4, r5, r6, pc}
 8005e48:	6802      	ldr	r2, [r0, #0]
 8005e4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e54:	e7f7      	b.n	8005e46 <_Balloc+0x66>
 8005e56:	bf00      	nop
 8005e58:	08006d45 	.word	0x08006d45
 8005e5c:	08006dc5 	.word	0x08006dc5

08005e60 <_Bfree>:
 8005e60:	b570      	push	{r4, r5, r6, lr}
 8005e62:	69c6      	ldr	r6, [r0, #28]
 8005e64:	4605      	mov	r5, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	b976      	cbnz	r6, 8005e88 <_Bfree+0x28>
 8005e6a:	2010      	movs	r0, #16
 8005e6c:	f7ff ff02 	bl	8005c74 <malloc>
 8005e70:	4602      	mov	r2, r0
 8005e72:	61e8      	str	r0, [r5, #28]
 8005e74:	b920      	cbnz	r0, 8005e80 <_Bfree+0x20>
 8005e76:	4b09      	ldr	r3, [pc, #36]	@ (8005e9c <_Bfree+0x3c>)
 8005e78:	4809      	ldr	r0, [pc, #36]	@ (8005ea0 <_Bfree+0x40>)
 8005e7a:	218f      	movs	r1, #143	@ 0x8f
 8005e7c:	f000 fdba 	bl	80069f4 <__assert_func>
 8005e80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e84:	6006      	str	r6, [r0, #0]
 8005e86:	60c6      	str	r6, [r0, #12]
 8005e88:	b13c      	cbz	r4, 8005e9a <_Bfree+0x3a>
 8005e8a:	69eb      	ldr	r3, [r5, #28]
 8005e8c:	6862      	ldr	r2, [r4, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e94:	6021      	str	r1, [r4, #0]
 8005e96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	08006d45 	.word	0x08006d45
 8005ea0:	08006dc5 	.word	0x08006dc5

08005ea4 <__multadd>:
 8005ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea8:	690d      	ldr	r5, [r1, #16]
 8005eaa:	4607      	mov	r7, r0
 8005eac:	460c      	mov	r4, r1
 8005eae:	461e      	mov	r6, r3
 8005eb0:	f101 0c14 	add.w	ip, r1, #20
 8005eb4:	2000      	movs	r0, #0
 8005eb6:	f8dc 3000 	ldr.w	r3, [ip]
 8005eba:	b299      	uxth	r1, r3
 8005ebc:	fb02 6101 	mla	r1, r2, r1, r6
 8005ec0:	0c1e      	lsrs	r6, r3, #16
 8005ec2:	0c0b      	lsrs	r3, r1, #16
 8005ec4:	fb02 3306 	mla	r3, r2, r6, r3
 8005ec8:	b289      	uxth	r1, r1
 8005eca:	3001      	adds	r0, #1
 8005ecc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ed0:	4285      	cmp	r5, r0
 8005ed2:	f84c 1b04 	str.w	r1, [ip], #4
 8005ed6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005eda:	dcec      	bgt.n	8005eb6 <__multadd+0x12>
 8005edc:	b30e      	cbz	r6, 8005f22 <__multadd+0x7e>
 8005ede:	68a3      	ldr	r3, [r4, #8]
 8005ee0:	42ab      	cmp	r3, r5
 8005ee2:	dc19      	bgt.n	8005f18 <__multadd+0x74>
 8005ee4:	6861      	ldr	r1, [r4, #4]
 8005ee6:	4638      	mov	r0, r7
 8005ee8:	3101      	adds	r1, #1
 8005eea:	f7ff ff79 	bl	8005de0 <_Balloc>
 8005eee:	4680      	mov	r8, r0
 8005ef0:	b928      	cbnz	r0, 8005efe <__multadd+0x5a>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8005f28 <__multadd+0x84>)
 8005ef6:	480d      	ldr	r0, [pc, #52]	@ (8005f2c <__multadd+0x88>)
 8005ef8:	21ba      	movs	r1, #186	@ 0xba
 8005efa:	f000 fd7b 	bl	80069f4 <__assert_func>
 8005efe:	6922      	ldr	r2, [r4, #16]
 8005f00:	3202      	adds	r2, #2
 8005f02:	f104 010c 	add.w	r1, r4, #12
 8005f06:	0092      	lsls	r2, r2, #2
 8005f08:	300c      	adds	r0, #12
 8005f0a:	f000 fd65 	bl	80069d8 <memcpy>
 8005f0e:	4621      	mov	r1, r4
 8005f10:	4638      	mov	r0, r7
 8005f12:	f7ff ffa5 	bl	8005e60 <_Bfree>
 8005f16:	4644      	mov	r4, r8
 8005f18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	615e      	str	r6, [r3, #20]
 8005f20:	6125      	str	r5, [r4, #16]
 8005f22:	4620      	mov	r0, r4
 8005f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f28:	08006db4 	.word	0x08006db4
 8005f2c:	08006dc5 	.word	0x08006dc5

08005f30 <__hi0bits>:
 8005f30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f34:	4603      	mov	r3, r0
 8005f36:	bf36      	itet	cc
 8005f38:	0403      	lslcc	r3, r0, #16
 8005f3a:	2000      	movcs	r0, #0
 8005f3c:	2010      	movcc	r0, #16
 8005f3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f42:	bf3c      	itt	cc
 8005f44:	021b      	lslcc	r3, r3, #8
 8005f46:	3008      	addcc	r0, #8
 8005f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f4c:	bf3c      	itt	cc
 8005f4e:	011b      	lslcc	r3, r3, #4
 8005f50:	3004      	addcc	r0, #4
 8005f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f56:	bf3c      	itt	cc
 8005f58:	009b      	lslcc	r3, r3, #2
 8005f5a:	3002      	addcc	r0, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	db05      	blt.n	8005f6c <__hi0bits+0x3c>
 8005f60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f64:	f100 0001 	add.w	r0, r0, #1
 8005f68:	bf08      	it	eq
 8005f6a:	2020      	moveq	r0, #32
 8005f6c:	4770      	bx	lr

08005f6e <__lo0bits>:
 8005f6e:	6803      	ldr	r3, [r0, #0]
 8005f70:	4602      	mov	r2, r0
 8005f72:	f013 0007 	ands.w	r0, r3, #7
 8005f76:	d00b      	beq.n	8005f90 <__lo0bits+0x22>
 8005f78:	07d9      	lsls	r1, r3, #31
 8005f7a:	d421      	bmi.n	8005fc0 <__lo0bits+0x52>
 8005f7c:	0798      	lsls	r0, r3, #30
 8005f7e:	bf49      	itett	mi
 8005f80:	085b      	lsrmi	r3, r3, #1
 8005f82:	089b      	lsrpl	r3, r3, #2
 8005f84:	2001      	movmi	r0, #1
 8005f86:	6013      	strmi	r3, [r2, #0]
 8005f88:	bf5c      	itt	pl
 8005f8a:	6013      	strpl	r3, [r2, #0]
 8005f8c:	2002      	movpl	r0, #2
 8005f8e:	4770      	bx	lr
 8005f90:	b299      	uxth	r1, r3
 8005f92:	b909      	cbnz	r1, 8005f98 <__lo0bits+0x2a>
 8005f94:	0c1b      	lsrs	r3, r3, #16
 8005f96:	2010      	movs	r0, #16
 8005f98:	b2d9      	uxtb	r1, r3
 8005f9a:	b909      	cbnz	r1, 8005fa0 <__lo0bits+0x32>
 8005f9c:	3008      	adds	r0, #8
 8005f9e:	0a1b      	lsrs	r3, r3, #8
 8005fa0:	0719      	lsls	r1, r3, #28
 8005fa2:	bf04      	itt	eq
 8005fa4:	091b      	lsreq	r3, r3, #4
 8005fa6:	3004      	addeq	r0, #4
 8005fa8:	0799      	lsls	r1, r3, #30
 8005faa:	bf04      	itt	eq
 8005fac:	089b      	lsreq	r3, r3, #2
 8005fae:	3002      	addeq	r0, #2
 8005fb0:	07d9      	lsls	r1, r3, #31
 8005fb2:	d403      	bmi.n	8005fbc <__lo0bits+0x4e>
 8005fb4:	085b      	lsrs	r3, r3, #1
 8005fb6:	f100 0001 	add.w	r0, r0, #1
 8005fba:	d003      	beq.n	8005fc4 <__lo0bits+0x56>
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4770      	bx	lr
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	4770      	bx	lr
 8005fc4:	2020      	movs	r0, #32
 8005fc6:	4770      	bx	lr

08005fc8 <__i2b>:
 8005fc8:	b510      	push	{r4, lr}
 8005fca:	460c      	mov	r4, r1
 8005fcc:	2101      	movs	r1, #1
 8005fce:	f7ff ff07 	bl	8005de0 <_Balloc>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	b928      	cbnz	r0, 8005fe2 <__i2b+0x1a>
 8005fd6:	4b05      	ldr	r3, [pc, #20]	@ (8005fec <__i2b+0x24>)
 8005fd8:	4805      	ldr	r0, [pc, #20]	@ (8005ff0 <__i2b+0x28>)
 8005fda:	f240 1145 	movw	r1, #325	@ 0x145
 8005fde:	f000 fd09 	bl	80069f4 <__assert_func>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	6144      	str	r4, [r0, #20]
 8005fe6:	6103      	str	r3, [r0, #16]
 8005fe8:	bd10      	pop	{r4, pc}
 8005fea:	bf00      	nop
 8005fec:	08006db4 	.word	0x08006db4
 8005ff0:	08006dc5 	.word	0x08006dc5

08005ff4 <__multiply>:
 8005ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff8:	4617      	mov	r7, r2
 8005ffa:	690a      	ldr	r2, [r1, #16]
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	bfa8      	it	ge
 8006002:	463b      	movge	r3, r7
 8006004:	4689      	mov	r9, r1
 8006006:	bfa4      	itt	ge
 8006008:	460f      	movge	r7, r1
 800600a:	4699      	movge	r9, r3
 800600c:	693d      	ldr	r5, [r7, #16]
 800600e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	eb05 060a 	add.w	r6, r5, sl
 800601a:	42b3      	cmp	r3, r6
 800601c:	b085      	sub	sp, #20
 800601e:	bfb8      	it	lt
 8006020:	3101      	addlt	r1, #1
 8006022:	f7ff fedd 	bl	8005de0 <_Balloc>
 8006026:	b930      	cbnz	r0, 8006036 <__multiply+0x42>
 8006028:	4602      	mov	r2, r0
 800602a:	4b41      	ldr	r3, [pc, #260]	@ (8006130 <__multiply+0x13c>)
 800602c:	4841      	ldr	r0, [pc, #260]	@ (8006134 <__multiply+0x140>)
 800602e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006032:	f000 fcdf 	bl	80069f4 <__assert_func>
 8006036:	f100 0414 	add.w	r4, r0, #20
 800603a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800603e:	4623      	mov	r3, r4
 8006040:	2200      	movs	r2, #0
 8006042:	4573      	cmp	r3, lr
 8006044:	d320      	bcc.n	8006088 <__multiply+0x94>
 8006046:	f107 0814 	add.w	r8, r7, #20
 800604a:	f109 0114 	add.w	r1, r9, #20
 800604e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006052:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006056:	9302      	str	r3, [sp, #8]
 8006058:	1beb      	subs	r3, r5, r7
 800605a:	3b15      	subs	r3, #21
 800605c:	f023 0303 	bic.w	r3, r3, #3
 8006060:	3304      	adds	r3, #4
 8006062:	3715      	adds	r7, #21
 8006064:	42bd      	cmp	r5, r7
 8006066:	bf38      	it	cc
 8006068:	2304      	movcc	r3, #4
 800606a:	9301      	str	r3, [sp, #4]
 800606c:	9b02      	ldr	r3, [sp, #8]
 800606e:	9103      	str	r1, [sp, #12]
 8006070:	428b      	cmp	r3, r1
 8006072:	d80c      	bhi.n	800608e <__multiply+0x9a>
 8006074:	2e00      	cmp	r6, #0
 8006076:	dd03      	ble.n	8006080 <__multiply+0x8c>
 8006078:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800607c:	2b00      	cmp	r3, #0
 800607e:	d055      	beq.n	800612c <__multiply+0x138>
 8006080:	6106      	str	r6, [r0, #16]
 8006082:	b005      	add	sp, #20
 8006084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006088:	f843 2b04 	str.w	r2, [r3], #4
 800608c:	e7d9      	b.n	8006042 <__multiply+0x4e>
 800608e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006092:	f1ba 0f00 	cmp.w	sl, #0
 8006096:	d01f      	beq.n	80060d8 <__multiply+0xe4>
 8006098:	46c4      	mov	ip, r8
 800609a:	46a1      	mov	r9, r4
 800609c:	2700      	movs	r7, #0
 800609e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060a2:	f8d9 3000 	ldr.w	r3, [r9]
 80060a6:	fa1f fb82 	uxth.w	fp, r2
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80060b0:	443b      	add	r3, r7
 80060b2:	f8d9 7000 	ldr.w	r7, [r9]
 80060b6:	0c12      	lsrs	r2, r2, #16
 80060b8:	0c3f      	lsrs	r7, r7, #16
 80060ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80060be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060c8:	4565      	cmp	r5, ip
 80060ca:	f849 3b04 	str.w	r3, [r9], #4
 80060ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80060d2:	d8e4      	bhi.n	800609e <__multiply+0xaa>
 80060d4:	9b01      	ldr	r3, [sp, #4]
 80060d6:	50e7      	str	r7, [r4, r3]
 80060d8:	9b03      	ldr	r3, [sp, #12]
 80060da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80060de:	3104      	adds	r1, #4
 80060e0:	f1b9 0f00 	cmp.w	r9, #0
 80060e4:	d020      	beq.n	8006128 <__multiply+0x134>
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	4647      	mov	r7, r8
 80060ea:	46a4      	mov	ip, r4
 80060ec:	f04f 0a00 	mov.w	sl, #0
 80060f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80060f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80060f8:	fb09 220b 	mla	r2, r9, fp, r2
 80060fc:	4452      	add	r2, sl
 80060fe:	b29b      	uxth	r3, r3
 8006100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006104:	f84c 3b04 	str.w	r3, [ip], #4
 8006108:	f857 3b04 	ldr.w	r3, [r7], #4
 800610c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006110:	f8bc 3000 	ldrh.w	r3, [ip]
 8006114:	fb09 330a 	mla	r3, r9, sl, r3
 8006118:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800611c:	42bd      	cmp	r5, r7
 800611e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006122:	d8e5      	bhi.n	80060f0 <__multiply+0xfc>
 8006124:	9a01      	ldr	r2, [sp, #4]
 8006126:	50a3      	str	r3, [r4, r2]
 8006128:	3404      	adds	r4, #4
 800612a:	e79f      	b.n	800606c <__multiply+0x78>
 800612c:	3e01      	subs	r6, #1
 800612e:	e7a1      	b.n	8006074 <__multiply+0x80>
 8006130:	08006db4 	.word	0x08006db4
 8006134:	08006dc5 	.word	0x08006dc5

08006138 <__pow5mult>:
 8006138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800613c:	4615      	mov	r5, r2
 800613e:	f012 0203 	ands.w	r2, r2, #3
 8006142:	4607      	mov	r7, r0
 8006144:	460e      	mov	r6, r1
 8006146:	d007      	beq.n	8006158 <__pow5mult+0x20>
 8006148:	4c25      	ldr	r4, [pc, #148]	@ (80061e0 <__pow5mult+0xa8>)
 800614a:	3a01      	subs	r2, #1
 800614c:	2300      	movs	r3, #0
 800614e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006152:	f7ff fea7 	bl	8005ea4 <__multadd>
 8006156:	4606      	mov	r6, r0
 8006158:	10ad      	asrs	r5, r5, #2
 800615a:	d03d      	beq.n	80061d8 <__pow5mult+0xa0>
 800615c:	69fc      	ldr	r4, [r7, #28]
 800615e:	b97c      	cbnz	r4, 8006180 <__pow5mult+0x48>
 8006160:	2010      	movs	r0, #16
 8006162:	f7ff fd87 	bl	8005c74 <malloc>
 8006166:	4602      	mov	r2, r0
 8006168:	61f8      	str	r0, [r7, #28]
 800616a:	b928      	cbnz	r0, 8006178 <__pow5mult+0x40>
 800616c:	4b1d      	ldr	r3, [pc, #116]	@ (80061e4 <__pow5mult+0xac>)
 800616e:	481e      	ldr	r0, [pc, #120]	@ (80061e8 <__pow5mult+0xb0>)
 8006170:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006174:	f000 fc3e 	bl	80069f4 <__assert_func>
 8006178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800617c:	6004      	str	r4, [r0, #0]
 800617e:	60c4      	str	r4, [r0, #12]
 8006180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006188:	b94c      	cbnz	r4, 800619e <__pow5mult+0x66>
 800618a:	f240 2171 	movw	r1, #625	@ 0x271
 800618e:	4638      	mov	r0, r7
 8006190:	f7ff ff1a 	bl	8005fc8 <__i2b>
 8006194:	2300      	movs	r3, #0
 8006196:	f8c8 0008 	str.w	r0, [r8, #8]
 800619a:	4604      	mov	r4, r0
 800619c:	6003      	str	r3, [r0, #0]
 800619e:	f04f 0900 	mov.w	r9, #0
 80061a2:	07eb      	lsls	r3, r5, #31
 80061a4:	d50a      	bpl.n	80061bc <__pow5mult+0x84>
 80061a6:	4631      	mov	r1, r6
 80061a8:	4622      	mov	r2, r4
 80061aa:	4638      	mov	r0, r7
 80061ac:	f7ff ff22 	bl	8005ff4 <__multiply>
 80061b0:	4631      	mov	r1, r6
 80061b2:	4680      	mov	r8, r0
 80061b4:	4638      	mov	r0, r7
 80061b6:	f7ff fe53 	bl	8005e60 <_Bfree>
 80061ba:	4646      	mov	r6, r8
 80061bc:	106d      	asrs	r5, r5, #1
 80061be:	d00b      	beq.n	80061d8 <__pow5mult+0xa0>
 80061c0:	6820      	ldr	r0, [r4, #0]
 80061c2:	b938      	cbnz	r0, 80061d4 <__pow5mult+0x9c>
 80061c4:	4622      	mov	r2, r4
 80061c6:	4621      	mov	r1, r4
 80061c8:	4638      	mov	r0, r7
 80061ca:	f7ff ff13 	bl	8005ff4 <__multiply>
 80061ce:	6020      	str	r0, [r4, #0]
 80061d0:	f8c0 9000 	str.w	r9, [r0]
 80061d4:	4604      	mov	r4, r0
 80061d6:	e7e4      	b.n	80061a2 <__pow5mult+0x6a>
 80061d8:	4630      	mov	r0, r6
 80061da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061de:	bf00      	nop
 80061e0:	08006e78 	.word	0x08006e78
 80061e4:	08006d45 	.word	0x08006d45
 80061e8:	08006dc5 	.word	0x08006dc5

080061ec <__lshift>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	460c      	mov	r4, r1
 80061f2:	6849      	ldr	r1, [r1, #4]
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80061fa:	68a3      	ldr	r3, [r4, #8]
 80061fc:	4607      	mov	r7, r0
 80061fe:	4691      	mov	r9, r2
 8006200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006204:	f108 0601 	add.w	r6, r8, #1
 8006208:	42b3      	cmp	r3, r6
 800620a:	db0b      	blt.n	8006224 <__lshift+0x38>
 800620c:	4638      	mov	r0, r7
 800620e:	f7ff fde7 	bl	8005de0 <_Balloc>
 8006212:	4605      	mov	r5, r0
 8006214:	b948      	cbnz	r0, 800622a <__lshift+0x3e>
 8006216:	4602      	mov	r2, r0
 8006218:	4b28      	ldr	r3, [pc, #160]	@ (80062bc <__lshift+0xd0>)
 800621a:	4829      	ldr	r0, [pc, #164]	@ (80062c0 <__lshift+0xd4>)
 800621c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006220:	f000 fbe8 	bl	80069f4 <__assert_func>
 8006224:	3101      	adds	r1, #1
 8006226:	005b      	lsls	r3, r3, #1
 8006228:	e7ee      	b.n	8006208 <__lshift+0x1c>
 800622a:	2300      	movs	r3, #0
 800622c:	f100 0114 	add.w	r1, r0, #20
 8006230:	f100 0210 	add.w	r2, r0, #16
 8006234:	4618      	mov	r0, r3
 8006236:	4553      	cmp	r3, sl
 8006238:	db33      	blt.n	80062a2 <__lshift+0xb6>
 800623a:	6920      	ldr	r0, [r4, #16]
 800623c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006240:	f104 0314 	add.w	r3, r4, #20
 8006244:	f019 091f 	ands.w	r9, r9, #31
 8006248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800624c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006250:	d02b      	beq.n	80062aa <__lshift+0xbe>
 8006252:	f1c9 0e20 	rsb	lr, r9, #32
 8006256:	468a      	mov	sl, r1
 8006258:	2200      	movs	r2, #0
 800625a:	6818      	ldr	r0, [r3, #0]
 800625c:	fa00 f009 	lsl.w	r0, r0, r9
 8006260:	4310      	orrs	r0, r2
 8006262:	f84a 0b04 	str.w	r0, [sl], #4
 8006266:	f853 2b04 	ldr.w	r2, [r3], #4
 800626a:	459c      	cmp	ip, r3
 800626c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006270:	d8f3      	bhi.n	800625a <__lshift+0x6e>
 8006272:	ebac 0304 	sub.w	r3, ip, r4
 8006276:	3b15      	subs	r3, #21
 8006278:	f023 0303 	bic.w	r3, r3, #3
 800627c:	3304      	adds	r3, #4
 800627e:	f104 0015 	add.w	r0, r4, #21
 8006282:	4560      	cmp	r0, ip
 8006284:	bf88      	it	hi
 8006286:	2304      	movhi	r3, #4
 8006288:	50ca      	str	r2, [r1, r3]
 800628a:	b10a      	cbz	r2, 8006290 <__lshift+0xa4>
 800628c:	f108 0602 	add.w	r6, r8, #2
 8006290:	3e01      	subs	r6, #1
 8006292:	4638      	mov	r0, r7
 8006294:	612e      	str	r6, [r5, #16]
 8006296:	4621      	mov	r1, r4
 8006298:	f7ff fde2 	bl	8005e60 <_Bfree>
 800629c:	4628      	mov	r0, r5
 800629e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80062a6:	3301      	adds	r3, #1
 80062a8:	e7c5      	b.n	8006236 <__lshift+0x4a>
 80062aa:	3904      	subs	r1, #4
 80062ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80062b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80062b4:	459c      	cmp	ip, r3
 80062b6:	d8f9      	bhi.n	80062ac <__lshift+0xc0>
 80062b8:	e7ea      	b.n	8006290 <__lshift+0xa4>
 80062ba:	bf00      	nop
 80062bc:	08006db4 	.word	0x08006db4
 80062c0:	08006dc5 	.word	0x08006dc5

080062c4 <__mcmp>:
 80062c4:	690a      	ldr	r2, [r1, #16]
 80062c6:	4603      	mov	r3, r0
 80062c8:	6900      	ldr	r0, [r0, #16]
 80062ca:	1a80      	subs	r0, r0, r2
 80062cc:	b530      	push	{r4, r5, lr}
 80062ce:	d10e      	bne.n	80062ee <__mcmp+0x2a>
 80062d0:	3314      	adds	r3, #20
 80062d2:	3114      	adds	r1, #20
 80062d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80062d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80062dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80062e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80062e4:	4295      	cmp	r5, r2
 80062e6:	d003      	beq.n	80062f0 <__mcmp+0x2c>
 80062e8:	d205      	bcs.n	80062f6 <__mcmp+0x32>
 80062ea:	f04f 30ff 	mov.w	r0, #4294967295
 80062ee:	bd30      	pop	{r4, r5, pc}
 80062f0:	42a3      	cmp	r3, r4
 80062f2:	d3f3      	bcc.n	80062dc <__mcmp+0x18>
 80062f4:	e7fb      	b.n	80062ee <__mcmp+0x2a>
 80062f6:	2001      	movs	r0, #1
 80062f8:	e7f9      	b.n	80062ee <__mcmp+0x2a>
	...

080062fc <__mdiff>:
 80062fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006300:	4689      	mov	r9, r1
 8006302:	4606      	mov	r6, r0
 8006304:	4611      	mov	r1, r2
 8006306:	4648      	mov	r0, r9
 8006308:	4614      	mov	r4, r2
 800630a:	f7ff ffdb 	bl	80062c4 <__mcmp>
 800630e:	1e05      	subs	r5, r0, #0
 8006310:	d112      	bne.n	8006338 <__mdiff+0x3c>
 8006312:	4629      	mov	r1, r5
 8006314:	4630      	mov	r0, r6
 8006316:	f7ff fd63 	bl	8005de0 <_Balloc>
 800631a:	4602      	mov	r2, r0
 800631c:	b928      	cbnz	r0, 800632a <__mdiff+0x2e>
 800631e:	4b3f      	ldr	r3, [pc, #252]	@ (800641c <__mdiff+0x120>)
 8006320:	f240 2137 	movw	r1, #567	@ 0x237
 8006324:	483e      	ldr	r0, [pc, #248]	@ (8006420 <__mdiff+0x124>)
 8006326:	f000 fb65 	bl	80069f4 <__assert_func>
 800632a:	2301      	movs	r3, #1
 800632c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006330:	4610      	mov	r0, r2
 8006332:	b003      	add	sp, #12
 8006334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006338:	bfbc      	itt	lt
 800633a:	464b      	movlt	r3, r9
 800633c:	46a1      	movlt	r9, r4
 800633e:	4630      	mov	r0, r6
 8006340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006344:	bfba      	itte	lt
 8006346:	461c      	movlt	r4, r3
 8006348:	2501      	movlt	r5, #1
 800634a:	2500      	movge	r5, #0
 800634c:	f7ff fd48 	bl	8005de0 <_Balloc>
 8006350:	4602      	mov	r2, r0
 8006352:	b918      	cbnz	r0, 800635c <__mdiff+0x60>
 8006354:	4b31      	ldr	r3, [pc, #196]	@ (800641c <__mdiff+0x120>)
 8006356:	f240 2145 	movw	r1, #581	@ 0x245
 800635a:	e7e3      	b.n	8006324 <__mdiff+0x28>
 800635c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006360:	6926      	ldr	r6, [r4, #16]
 8006362:	60c5      	str	r5, [r0, #12]
 8006364:	f109 0310 	add.w	r3, r9, #16
 8006368:	f109 0514 	add.w	r5, r9, #20
 800636c:	f104 0e14 	add.w	lr, r4, #20
 8006370:	f100 0b14 	add.w	fp, r0, #20
 8006374:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006378:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	46d9      	mov	r9, fp
 8006380:	f04f 0c00 	mov.w	ip, #0
 8006384:	9b01      	ldr	r3, [sp, #4]
 8006386:	f85e 0b04 	ldr.w	r0, [lr], #4
 800638a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800638e:	9301      	str	r3, [sp, #4]
 8006390:	fa1f f38a 	uxth.w	r3, sl
 8006394:	4619      	mov	r1, r3
 8006396:	b283      	uxth	r3, r0
 8006398:	1acb      	subs	r3, r1, r3
 800639a:	0c00      	lsrs	r0, r0, #16
 800639c:	4463      	add	r3, ip
 800639e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80063a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80063ac:	4576      	cmp	r6, lr
 80063ae:	f849 3b04 	str.w	r3, [r9], #4
 80063b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063b6:	d8e5      	bhi.n	8006384 <__mdiff+0x88>
 80063b8:	1b33      	subs	r3, r6, r4
 80063ba:	3b15      	subs	r3, #21
 80063bc:	f023 0303 	bic.w	r3, r3, #3
 80063c0:	3415      	adds	r4, #21
 80063c2:	3304      	adds	r3, #4
 80063c4:	42a6      	cmp	r6, r4
 80063c6:	bf38      	it	cc
 80063c8:	2304      	movcc	r3, #4
 80063ca:	441d      	add	r5, r3
 80063cc:	445b      	add	r3, fp
 80063ce:	461e      	mov	r6, r3
 80063d0:	462c      	mov	r4, r5
 80063d2:	4544      	cmp	r4, r8
 80063d4:	d30e      	bcc.n	80063f4 <__mdiff+0xf8>
 80063d6:	f108 0103 	add.w	r1, r8, #3
 80063da:	1b49      	subs	r1, r1, r5
 80063dc:	f021 0103 	bic.w	r1, r1, #3
 80063e0:	3d03      	subs	r5, #3
 80063e2:	45a8      	cmp	r8, r5
 80063e4:	bf38      	it	cc
 80063e6:	2100      	movcc	r1, #0
 80063e8:	440b      	add	r3, r1
 80063ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80063ee:	b191      	cbz	r1, 8006416 <__mdiff+0x11a>
 80063f0:	6117      	str	r7, [r2, #16]
 80063f2:	e79d      	b.n	8006330 <__mdiff+0x34>
 80063f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80063f8:	46e6      	mov	lr, ip
 80063fa:	0c08      	lsrs	r0, r1, #16
 80063fc:	fa1c fc81 	uxtah	ip, ip, r1
 8006400:	4471      	add	r1, lr
 8006402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006406:	b289      	uxth	r1, r1
 8006408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800640c:	f846 1b04 	str.w	r1, [r6], #4
 8006410:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006414:	e7dd      	b.n	80063d2 <__mdiff+0xd6>
 8006416:	3f01      	subs	r7, #1
 8006418:	e7e7      	b.n	80063ea <__mdiff+0xee>
 800641a:	bf00      	nop
 800641c:	08006db4 	.word	0x08006db4
 8006420:	08006dc5 	.word	0x08006dc5

08006424 <__d2b>:
 8006424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006428:	460f      	mov	r7, r1
 800642a:	2101      	movs	r1, #1
 800642c:	ec59 8b10 	vmov	r8, r9, d0
 8006430:	4616      	mov	r6, r2
 8006432:	f7ff fcd5 	bl	8005de0 <_Balloc>
 8006436:	4604      	mov	r4, r0
 8006438:	b930      	cbnz	r0, 8006448 <__d2b+0x24>
 800643a:	4602      	mov	r2, r0
 800643c:	4b23      	ldr	r3, [pc, #140]	@ (80064cc <__d2b+0xa8>)
 800643e:	4824      	ldr	r0, [pc, #144]	@ (80064d0 <__d2b+0xac>)
 8006440:	f240 310f 	movw	r1, #783	@ 0x30f
 8006444:	f000 fad6 	bl	80069f4 <__assert_func>
 8006448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800644c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006450:	b10d      	cbz	r5, 8006456 <__d2b+0x32>
 8006452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006456:	9301      	str	r3, [sp, #4]
 8006458:	f1b8 0300 	subs.w	r3, r8, #0
 800645c:	d023      	beq.n	80064a6 <__d2b+0x82>
 800645e:	4668      	mov	r0, sp
 8006460:	9300      	str	r3, [sp, #0]
 8006462:	f7ff fd84 	bl	8005f6e <__lo0bits>
 8006466:	e9dd 1200 	ldrd	r1, r2, [sp]
 800646a:	b1d0      	cbz	r0, 80064a2 <__d2b+0x7e>
 800646c:	f1c0 0320 	rsb	r3, r0, #32
 8006470:	fa02 f303 	lsl.w	r3, r2, r3
 8006474:	430b      	orrs	r3, r1
 8006476:	40c2      	lsrs	r2, r0
 8006478:	6163      	str	r3, [r4, #20]
 800647a:	9201      	str	r2, [sp, #4]
 800647c:	9b01      	ldr	r3, [sp, #4]
 800647e:	61a3      	str	r3, [r4, #24]
 8006480:	2b00      	cmp	r3, #0
 8006482:	bf0c      	ite	eq
 8006484:	2201      	moveq	r2, #1
 8006486:	2202      	movne	r2, #2
 8006488:	6122      	str	r2, [r4, #16]
 800648a:	b1a5      	cbz	r5, 80064b6 <__d2b+0x92>
 800648c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006490:	4405      	add	r5, r0
 8006492:	603d      	str	r5, [r7, #0]
 8006494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006498:	6030      	str	r0, [r6, #0]
 800649a:	4620      	mov	r0, r4
 800649c:	b003      	add	sp, #12
 800649e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064a2:	6161      	str	r1, [r4, #20]
 80064a4:	e7ea      	b.n	800647c <__d2b+0x58>
 80064a6:	a801      	add	r0, sp, #4
 80064a8:	f7ff fd61 	bl	8005f6e <__lo0bits>
 80064ac:	9b01      	ldr	r3, [sp, #4]
 80064ae:	6163      	str	r3, [r4, #20]
 80064b0:	3020      	adds	r0, #32
 80064b2:	2201      	movs	r2, #1
 80064b4:	e7e8      	b.n	8006488 <__d2b+0x64>
 80064b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80064ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80064be:	6038      	str	r0, [r7, #0]
 80064c0:	6918      	ldr	r0, [r3, #16]
 80064c2:	f7ff fd35 	bl	8005f30 <__hi0bits>
 80064c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80064ca:	e7e5      	b.n	8006498 <__d2b+0x74>
 80064cc:	08006db4 	.word	0x08006db4
 80064d0:	08006dc5 	.word	0x08006dc5

080064d4 <__sfputc_r>:
 80064d4:	6893      	ldr	r3, [r2, #8]
 80064d6:	3b01      	subs	r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	b410      	push	{r4}
 80064dc:	6093      	str	r3, [r2, #8]
 80064de:	da08      	bge.n	80064f2 <__sfputc_r+0x1e>
 80064e0:	6994      	ldr	r4, [r2, #24]
 80064e2:	42a3      	cmp	r3, r4
 80064e4:	db01      	blt.n	80064ea <__sfputc_r+0x16>
 80064e6:	290a      	cmp	r1, #10
 80064e8:	d103      	bne.n	80064f2 <__sfputc_r+0x1e>
 80064ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ee:	f7fe bc0a 	b.w	8004d06 <__swbuf_r>
 80064f2:	6813      	ldr	r3, [r2, #0]
 80064f4:	1c58      	adds	r0, r3, #1
 80064f6:	6010      	str	r0, [r2, #0]
 80064f8:	7019      	strb	r1, [r3, #0]
 80064fa:	4608      	mov	r0, r1
 80064fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006500:	4770      	bx	lr

08006502 <__sfputs_r>:
 8006502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006504:	4606      	mov	r6, r0
 8006506:	460f      	mov	r7, r1
 8006508:	4614      	mov	r4, r2
 800650a:	18d5      	adds	r5, r2, r3
 800650c:	42ac      	cmp	r4, r5
 800650e:	d101      	bne.n	8006514 <__sfputs_r+0x12>
 8006510:	2000      	movs	r0, #0
 8006512:	e007      	b.n	8006524 <__sfputs_r+0x22>
 8006514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006518:	463a      	mov	r2, r7
 800651a:	4630      	mov	r0, r6
 800651c:	f7ff ffda 	bl	80064d4 <__sfputc_r>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d1f3      	bne.n	800650c <__sfputs_r+0xa>
 8006524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006528 <_vfiprintf_r>:
 8006528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800652c:	460d      	mov	r5, r1
 800652e:	b09d      	sub	sp, #116	@ 0x74
 8006530:	4614      	mov	r4, r2
 8006532:	4698      	mov	r8, r3
 8006534:	4606      	mov	r6, r0
 8006536:	b118      	cbz	r0, 8006540 <_vfiprintf_r+0x18>
 8006538:	6a03      	ldr	r3, [r0, #32]
 800653a:	b90b      	cbnz	r3, 8006540 <_vfiprintf_r+0x18>
 800653c:	f7fe fafa 	bl	8004b34 <__sinit>
 8006540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006542:	07d9      	lsls	r1, r3, #31
 8006544:	d405      	bmi.n	8006552 <_vfiprintf_r+0x2a>
 8006546:	89ab      	ldrh	r3, [r5, #12]
 8006548:	059a      	lsls	r2, r3, #22
 800654a:	d402      	bmi.n	8006552 <_vfiprintf_r+0x2a>
 800654c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800654e:	f7fe fcec 	bl	8004f2a <__retarget_lock_acquire_recursive>
 8006552:	89ab      	ldrh	r3, [r5, #12]
 8006554:	071b      	lsls	r3, r3, #28
 8006556:	d501      	bpl.n	800655c <_vfiprintf_r+0x34>
 8006558:	692b      	ldr	r3, [r5, #16]
 800655a:	b99b      	cbnz	r3, 8006584 <_vfiprintf_r+0x5c>
 800655c:	4629      	mov	r1, r5
 800655e:	4630      	mov	r0, r6
 8006560:	f7fe fc10 	bl	8004d84 <__swsetup_r>
 8006564:	b170      	cbz	r0, 8006584 <_vfiprintf_r+0x5c>
 8006566:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006568:	07dc      	lsls	r4, r3, #31
 800656a:	d504      	bpl.n	8006576 <_vfiprintf_r+0x4e>
 800656c:	f04f 30ff 	mov.w	r0, #4294967295
 8006570:	b01d      	add	sp, #116	@ 0x74
 8006572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006576:	89ab      	ldrh	r3, [r5, #12]
 8006578:	0598      	lsls	r0, r3, #22
 800657a:	d4f7      	bmi.n	800656c <_vfiprintf_r+0x44>
 800657c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800657e:	f7fe fcd5 	bl	8004f2c <__retarget_lock_release_recursive>
 8006582:	e7f3      	b.n	800656c <_vfiprintf_r+0x44>
 8006584:	2300      	movs	r3, #0
 8006586:	9309      	str	r3, [sp, #36]	@ 0x24
 8006588:	2320      	movs	r3, #32
 800658a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800658e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006592:	2330      	movs	r3, #48	@ 0x30
 8006594:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006744 <_vfiprintf_r+0x21c>
 8006598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800659c:	f04f 0901 	mov.w	r9, #1
 80065a0:	4623      	mov	r3, r4
 80065a2:	469a      	mov	sl, r3
 80065a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065a8:	b10a      	cbz	r2, 80065ae <_vfiprintf_r+0x86>
 80065aa:	2a25      	cmp	r2, #37	@ 0x25
 80065ac:	d1f9      	bne.n	80065a2 <_vfiprintf_r+0x7a>
 80065ae:	ebba 0b04 	subs.w	fp, sl, r4
 80065b2:	d00b      	beq.n	80065cc <_vfiprintf_r+0xa4>
 80065b4:	465b      	mov	r3, fp
 80065b6:	4622      	mov	r2, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	4630      	mov	r0, r6
 80065bc:	f7ff ffa1 	bl	8006502 <__sfputs_r>
 80065c0:	3001      	adds	r0, #1
 80065c2:	f000 80a7 	beq.w	8006714 <_vfiprintf_r+0x1ec>
 80065c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065c8:	445a      	add	r2, fp
 80065ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80065cc:	f89a 3000 	ldrb.w	r3, [sl]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 809f 	beq.w	8006714 <_vfiprintf_r+0x1ec>
 80065d6:	2300      	movs	r3, #0
 80065d8:	f04f 32ff 	mov.w	r2, #4294967295
 80065dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065e0:	f10a 0a01 	add.w	sl, sl, #1
 80065e4:	9304      	str	r3, [sp, #16]
 80065e6:	9307      	str	r3, [sp, #28]
 80065e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80065ee:	4654      	mov	r4, sl
 80065f0:	2205      	movs	r2, #5
 80065f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f6:	4853      	ldr	r0, [pc, #332]	@ (8006744 <_vfiprintf_r+0x21c>)
 80065f8:	f7f9 fe0a 	bl	8000210 <memchr>
 80065fc:	9a04      	ldr	r2, [sp, #16]
 80065fe:	b9d8      	cbnz	r0, 8006638 <_vfiprintf_r+0x110>
 8006600:	06d1      	lsls	r1, r2, #27
 8006602:	bf44      	itt	mi
 8006604:	2320      	movmi	r3, #32
 8006606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800660a:	0713      	lsls	r3, r2, #28
 800660c:	bf44      	itt	mi
 800660e:	232b      	movmi	r3, #43	@ 0x2b
 8006610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006614:	f89a 3000 	ldrb.w	r3, [sl]
 8006618:	2b2a      	cmp	r3, #42	@ 0x2a
 800661a:	d015      	beq.n	8006648 <_vfiprintf_r+0x120>
 800661c:	9a07      	ldr	r2, [sp, #28]
 800661e:	4654      	mov	r4, sl
 8006620:	2000      	movs	r0, #0
 8006622:	f04f 0c0a 	mov.w	ip, #10
 8006626:	4621      	mov	r1, r4
 8006628:	f811 3b01 	ldrb.w	r3, [r1], #1
 800662c:	3b30      	subs	r3, #48	@ 0x30
 800662e:	2b09      	cmp	r3, #9
 8006630:	d94b      	bls.n	80066ca <_vfiprintf_r+0x1a2>
 8006632:	b1b0      	cbz	r0, 8006662 <_vfiprintf_r+0x13a>
 8006634:	9207      	str	r2, [sp, #28]
 8006636:	e014      	b.n	8006662 <_vfiprintf_r+0x13a>
 8006638:	eba0 0308 	sub.w	r3, r0, r8
 800663c:	fa09 f303 	lsl.w	r3, r9, r3
 8006640:	4313      	orrs	r3, r2
 8006642:	9304      	str	r3, [sp, #16]
 8006644:	46a2      	mov	sl, r4
 8006646:	e7d2      	b.n	80065ee <_vfiprintf_r+0xc6>
 8006648:	9b03      	ldr	r3, [sp, #12]
 800664a:	1d19      	adds	r1, r3, #4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	9103      	str	r1, [sp, #12]
 8006650:	2b00      	cmp	r3, #0
 8006652:	bfbb      	ittet	lt
 8006654:	425b      	neglt	r3, r3
 8006656:	f042 0202 	orrlt.w	r2, r2, #2
 800665a:	9307      	strge	r3, [sp, #28]
 800665c:	9307      	strlt	r3, [sp, #28]
 800665e:	bfb8      	it	lt
 8006660:	9204      	strlt	r2, [sp, #16]
 8006662:	7823      	ldrb	r3, [r4, #0]
 8006664:	2b2e      	cmp	r3, #46	@ 0x2e
 8006666:	d10a      	bne.n	800667e <_vfiprintf_r+0x156>
 8006668:	7863      	ldrb	r3, [r4, #1]
 800666a:	2b2a      	cmp	r3, #42	@ 0x2a
 800666c:	d132      	bne.n	80066d4 <_vfiprintf_r+0x1ac>
 800666e:	9b03      	ldr	r3, [sp, #12]
 8006670:	1d1a      	adds	r2, r3, #4
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	9203      	str	r2, [sp, #12]
 8006676:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800667a:	3402      	adds	r4, #2
 800667c:	9305      	str	r3, [sp, #20]
 800667e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006754 <_vfiprintf_r+0x22c>
 8006682:	7821      	ldrb	r1, [r4, #0]
 8006684:	2203      	movs	r2, #3
 8006686:	4650      	mov	r0, sl
 8006688:	f7f9 fdc2 	bl	8000210 <memchr>
 800668c:	b138      	cbz	r0, 800669e <_vfiprintf_r+0x176>
 800668e:	9b04      	ldr	r3, [sp, #16]
 8006690:	eba0 000a 	sub.w	r0, r0, sl
 8006694:	2240      	movs	r2, #64	@ 0x40
 8006696:	4082      	lsls	r2, r0
 8006698:	4313      	orrs	r3, r2
 800669a:	3401      	adds	r4, #1
 800669c:	9304      	str	r3, [sp, #16]
 800669e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a2:	4829      	ldr	r0, [pc, #164]	@ (8006748 <_vfiprintf_r+0x220>)
 80066a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066a8:	2206      	movs	r2, #6
 80066aa:	f7f9 fdb1 	bl	8000210 <memchr>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	d03f      	beq.n	8006732 <_vfiprintf_r+0x20a>
 80066b2:	4b26      	ldr	r3, [pc, #152]	@ (800674c <_vfiprintf_r+0x224>)
 80066b4:	bb1b      	cbnz	r3, 80066fe <_vfiprintf_r+0x1d6>
 80066b6:	9b03      	ldr	r3, [sp, #12]
 80066b8:	3307      	adds	r3, #7
 80066ba:	f023 0307 	bic.w	r3, r3, #7
 80066be:	3308      	adds	r3, #8
 80066c0:	9303      	str	r3, [sp, #12]
 80066c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c4:	443b      	add	r3, r7
 80066c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80066c8:	e76a      	b.n	80065a0 <_vfiprintf_r+0x78>
 80066ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80066ce:	460c      	mov	r4, r1
 80066d0:	2001      	movs	r0, #1
 80066d2:	e7a8      	b.n	8006626 <_vfiprintf_r+0xfe>
 80066d4:	2300      	movs	r3, #0
 80066d6:	3401      	adds	r4, #1
 80066d8:	9305      	str	r3, [sp, #20]
 80066da:	4619      	mov	r1, r3
 80066dc:	f04f 0c0a 	mov.w	ip, #10
 80066e0:	4620      	mov	r0, r4
 80066e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066e6:	3a30      	subs	r2, #48	@ 0x30
 80066e8:	2a09      	cmp	r2, #9
 80066ea:	d903      	bls.n	80066f4 <_vfiprintf_r+0x1cc>
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0c6      	beq.n	800667e <_vfiprintf_r+0x156>
 80066f0:	9105      	str	r1, [sp, #20]
 80066f2:	e7c4      	b.n	800667e <_vfiprintf_r+0x156>
 80066f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80066f8:	4604      	mov	r4, r0
 80066fa:	2301      	movs	r3, #1
 80066fc:	e7f0      	b.n	80066e0 <_vfiprintf_r+0x1b8>
 80066fe:	ab03      	add	r3, sp, #12
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	462a      	mov	r2, r5
 8006704:	4b12      	ldr	r3, [pc, #72]	@ (8006750 <_vfiprintf_r+0x228>)
 8006706:	a904      	add	r1, sp, #16
 8006708:	4630      	mov	r0, r6
 800670a:	f7fd fdd1 	bl	80042b0 <_printf_float>
 800670e:	4607      	mov	r7, r0
 8006710:	1c78      	adds	r0, r7, #1
 8006712:	d1d6      	bne.n	80066c2 <_vfiprintf_r+0x19a>
 8006714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006716:	07d9      	lsls	r1, r3, #31
 8006718:	d405      	bmi.n	8006726 <_vfiprintf_r+0x1fe>
 800671a:	89ab      	ldrh	r3, [r5, #12]
 800671c:	059a      	lsls	r2, r3, #22
 800671e:	d402      	bmi.n	8006726 <_vfiprintf_r+0x1fe>
 8006720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006722:	f7fe fc03 	bl	8004f2c <__retarget_lock_release_recursive>
 8006726:	89ab      	ldrh	r3, [r5, #12]
 8006728:	065b      	lsls	r3, r3, #25
 800672a:	f53f af1f 	bmi.w	800656c <_vfiprintf_r+0x44>
 800672e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006730:	e71e      	b.n	8006570 <_vfiprintf_r+0x48>
 8006732:	ab03      	add	r3, sp, #12
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	462a      	mov	r2, r5
 8006738:	4b05      	ldr	r3, [pc, #20]	@ (8006750 <_vfiprintf_r+0x228>)
 800673a:	a904      	add	r1, sp, #16
 800673c:	4630      	mov	r0, r6
 800673e:	f7fe f84f 	bl	80047e0 <_printf_i>
 8006742:	e7e4      	b.n	800670e <_vfiprintf_r+0x1e6>
 8006744:	08006e1e 	.word	0x08006e1e
 8006748:	08006e28 	.word	0x08006e28
 800674c:	080042b1 	.word	0x080042b1
 8006750:	08006503 	.word	0x08006503
 8006754:	08006e24 	.word	0x08006e24

08006758 <__sflush_r>:
 8006758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800675c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006760:	0716      	lsls	r6, r2, #28
 8006762:	4605      	mov	r5, r0
 8006764:	460c      	mov	r4, r1
 8006766:	d454      	bmi.n	8006812 <__sflush_r+0xba>
 8006768:	684b      	ldr	r3, [r1, #4]
 800676a:	2b00      	cmp	r3, #0
 800676c:	dc02      	bgt.n	8006774 <__sflush_r+0x1c>
 800676e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006770:	2b00      	cmp	r3, #0
 8006772:	dd48      	ble.n	8006806 <__sflush_r+0xae>
 8006774:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006776:	2e00      	cmp	r6, #0
 8006778:	d045      	beq.n	8006806 <__sflush_r+0xae>
 800677a:	2300      	movs	r3, #0
 800677c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006780:	682f      	ldr	r7, [r5, #0]
 8006782:	6a21      	ldr	r1, [r4, #32]
 8006784:	602b      	str	r3, [r5, #0]
 8006786:	d030      	beq.n	80067ea <__sflush_r+0x92>
 8006788:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800678a:	89a3      	ldrh	r3, [r4, #12]
 800678c:	0759      	lsls	r1, r3, #29
 800678e:	d505      	bpl.n	800679c <__sflush_r+0x44>
 8006790:	6863      	ldr	r3, [r4, #4]
 8006792:	1ad2      	subs	r2, r2, r3
 8006794:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006796:	b10b      	cbz	r3, 800679c <__sflush_r+0x44>
 8006798:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800679a:	1ad2      	subs	r2, r2, r3
 800679c:	2300      	movs	r3, #0
 800679e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067a0:	6a21      	ldr	r1, [r4, #32]
 80067a2:	4628      	mov	r0, r5
 80067a4:	47b0      	blx	r6
 80067a6:	1c43      	adds	r3, r0, #1
 80067a8:	89a3      	ldrh	r3, [r4, #12]
 80067aa:	d106      	bne.n	80067ba <__sflush_r+0x62>
 80067ac:	6829      	ldr	r1, [r5, #0]
 80067ae:	291d      	cmp	r1, #29
 80067b0:	d82b      	bhi.n	800680a <__sflush_r+0xb2>
 80067b2:	4a2a      	ldr	r2, [pc, #168]	@ (800685c <__sflush_r+0x104>)
 80067b4:	40ca      	lsrs	r2, r1
 80067b6:	07d6      	lsls	r6, r2, #31
 80067b8:	d527      	bpl.n	800680a <__sflush_r+0xb2>
 80067ba:	2200      	movs	r2, #0
 80067bc:	6062      	str	r2, [r4, #4]
 80067be:	04d9      	lsls	r1, r3, #19
 80067c0:	6922      	ldr	r2, [r4, #16]
 80067c2:	6022      	str	r2, [r4, #0]
 80067c4:	d504      	bpl.n	80067d0 <__sflush_r+0x78>
 80067c6:	1c42      	adds	r2, r0, #1
 80067c8:	d101      	bne.n	80067ce <__sflush_r+0x76>
 80067ca:	682b      	ldr	r3, [r5, #0]
 80067cc:	b903      	cbnz	r3, 80067d0 <__sflush_r+0x78>
 80067ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80067d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067d2:	602f      	str	r7, [r5, #0]
 80067d4:	b1b9      	cbz	r1, 8006806 <__sflush_r+0xae>
 80067d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067da:	4299      	cmp	r1, r3
 80067dc:	d002      	beq.n	80067e4 <__sflush_r+0x8c>
 80067de:	4628      	mov	r0, r5
 80067e0:	f7ff f9fe 	bl	8005be0 <_free_r>
 80067e4:	2300      	movs	r3, #0
 80067e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80067e8:	e00d      	b.n	8006806 <__sflush_r+0xae>
 80067ea:	2301      	movs	r3, #1
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b0      	blx	r6
 80067f0:	4602      	mov	r2, r0
 80067f2:	1c50      	adds	r0, r2, #1
 80067f4:	d1c9      	bne.n	800678a <__sflush_r+0x32>
 80067f6:	682b      	ldr	r3, [r5, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0c6      	beq.n	800678a <__sflush_r+0x32>
 80067fc:	2b1d      	cmp	r3, #29
 80067fe:	d001      	beq.n	8006804 <__sflush_r+0xac>
 8006800:	2b16      	cmp	r3, #22
 8006802:	d11e      	bne.n	8006842 <__sflush_r+0xea>
 8006804:	602f      	str	r7, [r5, #0]
 8006806:	2000      	movs	r0, #0
 8006808:	e022      	b.n	8006850 <__sflush_r+0xf8>
 800680a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800680e:	b21b      	sxth	r3, r3
 8006810:	e01b      	b.n	800684a <__sflush_r+0xf2>
 8006812:	690f      	ldr	r7, [r1, #16]
 8006814:	2f00      	cmp	r7, #0
 8006816:	d0f6      	beq.n	8006806 <__sflush_r+0xae>
 8006818:	0793      	lsls	r3, r2, #30
 800681a:	680e      	ldr	r6, [r1, #0]
 800681c:	bf08      	it	eq
 800681e:	694b      	ldreq	r3, [r1, #20]
 8006820:	600f      	str	r7, [r1, #0]
 8006822:	bf18      	it	ne
 8006824:	2300      	movne	r3, #0
 8006826:	eba6 0807 	sub.w	r8, r6, r7
 800682a:	608b      	str	r3, [r1, #8]
 800682c:	f1b8 0f00 	cmp.w	r8, #0
 8006830:	dde9      	ble.n	8006806 <__sflush_r+0xae>
 8006832:	6a21      	ldr	r1, [r4, #32]
 8006834:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006836:	4643      	mov	r3, r8
 8006838:	463a      	mov	r2, r7
 800683a:	4628      	mov	r0, r5
 800683c:	47b0      	blx	r6
 800683e:	2800      	cmp	r0, #0
 8006840:	dc08      	bgt.n	8006854 <__sflush_r+0xfc>
 8006842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800684a:	81a3      	strh	r3, [r4, #12]
 800684c:	f04f 30ff 	mov.w	r0, #4294967295
 8006850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006854:	4407      	add	r7, r0
 8006856:	eba8 0800 	sub.w	r8, r8, r0
 800685a:	e7e7      	b.n	800682c <__sflush_r+0xd4>
 800685c:	20400001 	.word	0x20400001

08006860 <_fflush_r>:
 8006860:	b538      	push	{r3, r4, r5, lr}
 8006862:	690b      	ldr	r3, [r1, #16]
 8006864:	4605      	mov	r5, r0
 8006866:	460c      	mov	r4, r1
 8006868:	b913      	cbnz	r3, 8006870 <_fflush_r+0x10>
 800686a:	2500      	movs	r5, #0
 800686c:	4628      	mov	r0, r5
 800686e:	bd38      	pop	{r3, r4, r5, pc}
 8006870:	b118      	cbz	r0, 800687a <_fflush_r+0x1a>
 8006872:	6a03      	ldr	r3, [r0, #32]
 8006874:	b90b      	cbnz	r3, 800687a <_fflush_r+0x1a>
 8006876:	f7fe f95d 	bl	8004b34 <__sinit>
 800687a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0f3      	beq.n	800686a <_fflush_r+0xa>
 8006882:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006884:	07d0      	lsls	r0, r2, #31
 8006886:	d404      	bmi.n	8006892 <_fflush_r+0x32>
 8006888:	0599      	lsls	r1, r3, #22
 800688a:	d402      	bmi.n	8006892 <_fflush_r+0x32>
 800688c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800688e:	f7fe fb4c 	bl	8004f2a <__retarget_lock_acquire_recursive>
 8006892:	4628      	mov	r0, r5
 8006894:	4621      	mov	r1, r4
 8006896:	f7ff ff5f 	bl	8006758 <__sflush_r>
 800689a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800689c:	07da      	lsls	r2, r3, #31
 800689e:	4605      	mov	r5, r0
 80068a0:	d4e4      	bmi.n	800686c <_fflush_r+0xc>
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	059b      	lsls	r3, r3, #22
 80068a6:	d4e1      	bmi.n	800686c <_fflush_r+0xc>
 80068a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068aa:	f7fe fb3f 	bl	8004f2c <__retarget_lock_release_recursive>
 80068ae:	e7dd      	b.n	800686c <_fflush_r+0xc>

080068b0 <__swhatbuf_r>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	460c      	mov	r4, r1
 80068b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b8:	2900      	cmp	r1, #0
 80068ba:	b096      	sub	sp, #88	@ 0x58
 80068bc:	4615      	mov	r5, r2
 80068be:	461e      	mov	r6, r3
 80068c0:	da0d      	bge.n	80068de <__swhatbuf_r+0x2e>
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80068c8:	f04f 0100 	mov.w	r1, #0
 80068cc:	bf14      	ite	ne
 80068ce:	2340      	movne	r3, #64	@ 0x40
 80068d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80068d4:	2000      	movs	r0, #0
 80068d6:	6031      	str	r1, [r6, #0]
 80068d8:	602b      	str	r3, [r5, #0]
 80068da:	b016      	add	sp, #88	@ 0x58
 80068dc:	bd70      	pop	{r4, r5, r6, pc}
 80068de:	466a      	mov	r2, sp
 80068e0:	f000 f848 	bl	8006974 <_fstat_r>
 80068e4:	2800      	cmp	r0, #0
 80068e6:	dbec      	blt.n	80068c2 <__swhatbuf_r+0x12>
 80068e8:	9901      	ldr	r1, [sp, #4]
 80068ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80068ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80068f2:	4259      	negs	r1, r3
 80068f4:	4159      	adcs	r1, r3
 80068f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068fa:	e7eb      	b.n	80068d4 <__swhatbuf_r+0x24>

080068fc <__smakebuf_r>:
 80068fc:	898b      	ldrh	r3, [r1, #12]
 80068fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006900:	079d      	lsls	r5, r3, #30
 8006902:	4606      	mov	r6, r0
 8006904:	460c      	mov	r4, r1
 8006906:	d507      	bpl.n	8006918 <__smakebuf_r+0x1c>
 8006908:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	6123      	str	r3, [r4, #16]
 8006910:	2301      	movs	r3, #1
 8006912:	6163      	str	r3, [r4, #20]
 8006914:	b003      	add	sp, #12
 8006916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006918:	ab01      	add	r3, sp, #4
 800691a:	466a      	mov	r2, sp
 800691c:	f7ff ffc8 	bl	80068b0 <__swhatbuf_r>
 8006920:	9f00      	ldr	r7, [sp, #0]
 8006922:	4605      	mov	r5, r0
 8006924:	4639      	mov	r1, r7
 8006926:	4630      	mov	r0, r6
 8006928:	f7ff f9ce 	bl	8005cc8 <_malloc_r>
 800692c:	b948      	cbnz	r0, 8006942 <__smakebuf_r+0x46>
 800692e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006932:	059a      	lsls	r2, r3, #22
 8006934:	d4ee      	bmi.n	8006914 <__smakebuf_r+0x18>
 8006936:	f023 0303 	bic.w	r3, r3, #3
 800693a:	f043 0302 	orr.w	r3, r3, #2
 800693e:	81a3      	strh	r3, [r4, #12]
 8006940:	e7e2      	b.n	8006908 <__smakebuf_r+0xc>
 8006942:	89a3      	ldrh	r3, [r4, #12]
 8006944:	6020      	str	r0, [r4, #0]
 8006946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800694a:	81a3      	strh	r3, [r4, #12]
 800694c:	9b01      	ldr	r3, [sp, #4]
 800694e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006952:	b15b      	cbz	r3, 800696c <__smakebuf_r+0x70>
 8006954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006958:	4630      	mov	r0, r6
 800695a:	f000 f81d 	bl	8006998 <_isatty_r>
 800695e:	b128      	cbz	r0, 800696c <__smakebuf_r+0x70>
 8006960:	89a3      	ldrh	r3, [r4, #12]
 8006962:	f023 0303 	bic.w	r3, r3, #3
 8006966:	f043 0301 	orr.w	r3, r3, #1
 800696a:	81a3      	strh	r3, [r4, #12]
 800696c:	89a3      	ldrh	r3, [r4, #12]
 800696e:	431d      	orrs	r5, r3
 8006970:	81a5      	strh	r5, [r4, #12]
 8006972:	e7cf      	b.n	8006914 <__smakebuf_r+0x18>

08006974 <_fstat_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4d07      	ldr	r5, [pc, #28]	@ (8006994 <_fstat_r+0x20>)
 8006978:	2300      	movs	r3, #0
 800697a:	4604      	mov	r4, r0
 800697c:	4608      	mov	r0, r1
 800697e:	4611      	mov	r1, r2
 8006980:	602b      	str	r3, [r5, #0]
 8006982:	f7fa ff8a 	bl	800189a <_fstat>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	d102      	bne.n	8006990 <_fstat_r+0x1c>
 800698a:	682b      	ldr	r3, [r5, #0]
 800698c:	b103      	cbz	r3, 8006990 <_fstat_r+0x1c>
 800698e:	6023      	str	r3, [r4, #0]
 8006990:	bd38      	pop	{r3, r4, r5, pc}
 8006992:	bf00      	nop
 8006994:	200003e8 	.word	0x200003e8

08006998 <_isatty_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	4d06      	ldr	r5, [pc, #24]	@ (80069b4 <_isatty_r+0x1c>)
 800699c:	2300      	movs	r3, #0
 800699e:	4604      	mov	r4, r0
 80069a0:	4608      	mov	r0, r1
 80069a2:	602b      	str	r3, [r5, #0]
 80069a4:	f7fa ff89 	bl	80018ba <_isatty>
 80069a8:	1c43      	adds	r3, r0, #1
 80069aa:	d102      	bne.n	80069b2 <_isatty_r+0x1a>
 80069ac:	682b      	ldr	r3, [r5, #0]
 80069ae:	b103      	cbz	r3, 80069b2 <_isatty_r+0x1a>
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	bd38      	pop	{r3, r4, r5, pc}
 80069b4:	200003e8 	.word	0x200003e8

080069b8 <_sbrk_r>:
 80069b8:	b538      	push	{r3, r4, r5, lr}
 80069ba:	4d06      	ldr	r5, [pc, #24]	@ (80069d4 <_sbrk_r+0x1c>)
 80069bc:	2300      	movs	r3, #0
 80069be:	4604      	mov	r4, r0
 80069c0:	4608      	mov	r0, r1
 80069c2:	602b      	str	r3, [r5, #0]
 80069c4:	f7fa ff92 	bl	80018ec <_sbrk>
 80069c8:	1c43      	adds	r3, r0, #1
 80069ca:	d102      	bne.n	80069d2 <_sbrk_r+0x1a>
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	b103      	cbz	r3, 80069d2 <_sbrk_r+0x1a>
 80069d0:	6023      	str	r3, [r4, #0]
 80069d2:	bd38      	pop	{r3, r4, r5, pc}
 80069d4:	200003e8 	.word	0x200003e8

080069d8 <memcpy>:
 80069d8:	440a      	add	r2, r1
 80069da:	4291      	cmp	r1, r2
 80069dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80069e0:	d100      	bne.n	80069e4 <memcpy+0xc>
 80069e2:	4770      	bx	lr
 80069e4:	b510      	push	{r4, lr}
 80069e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069ee:	4291      	cmp	r1, r2
 80069f0:	d1f9      	bne.n	80069e6 <memcpy+0xe>
 80069f2:	bd10      	pop	{r4, pc}

080069f4 <__assert_func>:
 80069f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069f6:	4614      	mov	r4, r2
 80069f8:	461a      	mov	r2, r3
 80069fa:	4b09      	ldr	r3, [pc, #36]	@ (8006a20 <__assert_func+0x2c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4605      	mov	r5, r0
 8006a00:	68d8      	ldr	r0, [r3, #12]
 8006a02:	b14c      	cbz	r4, 8006a18 <__assert_func+0x24>
 8006a04:	4b07      	ldr	r3, [pc, #28]	@ (8006a24 <__assert_func+0x30>)
 8006a06:	9100      	str	r1, [sp, #0]
 8006a08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a0c:	4906      	ldr	r1, [pc, #24]	@ (8006a28 <__assert_func+0x34>)
 8006a0e:	462b      	mov	r3, r5
 8006a10:	f000 f842 	bl	8006a98 <fiprintf>
 8006a14:	f000 f852 	bl	8006abc <abort>
 8006a18:	4b04      	ldr	r3, [pc, #16]	@ (8006a2c <__assert_func+0x38>)
 8006a1a:	461c      	mov	r4, r3
 8006a1c:	e7f3      	b.n	8006a06 <__assert_func+0x12>
 8006a1e:	bf00      	nop
 8006a20:	20000018 	.word	0x20000018
 8006a24:	08006e39 	.word	0x08006e39
 8006a28:	08006e46 	.word	0x08006e46
 8006a2c:	08006e74 	.word	0x08006e74

08006a30 <_calloc_r>:
 8006a30:	b570      	push	{r4, r5, r6, lr}
 8006a32:	fba1 5402 	umull	r5, r4, r1, r2
 8006a36:	b934      	cbnz	r4, 8006a46 <_calloc_r+0x16>
 8006a38:	4629      	mov	r1, r5
 8006a3a:	f7ff f945 	bl	8005cc8 <_malloc_r>
 8006a3e:	4606      	mov	r6, r0
 8006a40:	b928      	cbnz	r0, 8006a4e <_calloc_r+0x1e>
 8006a42:	4630      	mov	r0, r6
 8006a44:	bd70      	pop	{r4, r5, r6, pc}
 8006a46:	220c      	movs	r2, #12
 8006a48:	6002      	str	r2, [r0, #0]
 8006a4a:	2600      	movs	r6, #0
 8006a4c:	e7f9      	b.n	8006a42 <_calloc_r+0x12>
 8006a4e:	462a      	mov	r2, r5
 8006a50:	4621      	mov	r1, r4
 8006a52:	f7fe f9ed 	bl	8004e30 <memset>
 8006a56:	e7f4      	b.n	8006a42 <_calloc_r+0x12>

08006a58 <__ascii_mbtowc>:
 8006a58:	b082      	sub	sp, #8
 8006a5a:	b901      	cbnz	r1, 8006a5e <__ascii_mbtowc+0x6>
 8006a5c:	a901      	add	r1, sp, #4
 8006a5e:	b142      	cbz	r2, 8006a72 <__ascii_mbtowc+0x1a>
 8006a60:	b14b      	cbz	r3, 8006a76 <__ascii_mbtowc+0x1e>
 8006a62:	7813      	ldrb	r3, [r2, #0]
 8006a64:	600b      	str	r3, [r1, #0]
 8006a66:	7812      	ldrb	r2, [r2, #0]
 8006a68:	1e10      	subs	r0, r2, #0
 8006a6a:	bf18      	it	ne
 8006a6c:	2001      	movne	r0, #1
 8006a6e:	b002      	add	sp, #8
 8006a70:	4770      	bx	lr
 8006a72:	4610      	mov	r0, r2
 8006a74:	e7fb      	b.n	8006a6e <__ascii_mbtowc+0x16>
 8006a76:	f06f 0001 	mvn.w	r0, #1
 8006a7a:	e7f8      	b.n	8006a6e <__ascii_mbtowc+0x16>

08006a7c <__ascii_wctomb>:
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	4608      	mov	r0, r1
 8006a80:	b141      	cbz	r1, 8006a94 <__ascii_wctomb+0x18>
 8006a82:	2aff      	cmp	r2, #255	@ 0xff
 8006a84:	d904      	bls.n	8006a90 <__ascii_wctomb+0x14>
 8006a86:	228a      	movs	r2, #138	@ 0x8a
 8006a88:	601a      	str	r2, [r3, #0]
 8006a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a8e:	4770      	bx	lr
 8006a90:	700a      	strb	r2, [r1, #0]
 8006a92:	2001      	movs	r0, #1
 8006a94:	4770      	bx	lr
	...

08006a98 <fiprintf>:
 8006a98:	b40e      	push	{r1, r2, r3}
 8006a9a:	b503      	push	{r0, r1, lr}
 8006a9c:	4601      	mov	r1, r0
 8006a9e:	ab03      	add	r3, sp, #12
 8006aa0:	4805      	ldr	r0, [pc, #20]	@ (8006ab8 <fiprintf+0x20>)
 8006aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aa6:	6800      	ldr	r0, [r0, #0]
 8006aa8:	9301      	str	r3, [sp, #4]
 8006aaa:	f7ff fd3d 	bl	8006528 <_vfiprintf_r>
 8006aae:	b002      	add	sp, #8
 8006ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ab4:	b003      	add	sp, #12
 8006ab6:	4770      	bx	lr
 8006ab8:	20000018 	.word	0x20000018

08006abc <abort>:
 8006abc:	b508      	push	{r3, lr}
 8006abe:	2006      	movs	r0, #6
 8006ac0:	f000 f82c 	bl	8006b1c <raise>
 8006ac4:	2001      	movs	r0, #1
 8006ac6:	f7fa feb4 	bl	8001832 <_exit>

08006aca <_raise_r>:
 8006aca:	291f      	cmp	r1, #31
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4605      	mov	r5, r0
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	d904      	bls.n	8006ade <_raise_r+0x14>
 8006ad4:	2316      	movs	r3, #22
 8006ad6:	6003      	str	r3, [r0, #0]
 8006ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8006adc:	bd38      	pop	{r3, r4, r5, pc}
 8006ade:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006ae0:	b112      	cbz	r2, 8006ae8 <_raise_r+0x1e>
 8006ae2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ae6:	b94b      	cbnz	r3, 8006afc <_raise_r+0x32>
 8006ae8:	4628      	mov	r0, r5
 8006aea:	f000 f831 	bl	8006b50 <_getpid_r>
 8006aee:	4622      	mov	r2, r4
 8006af0:	4601      	mov	r1, r0
 8006af2:	4628      	mov	r0, r5
 8006af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006af8:	f000 b818 	b.w	8006b2c <_kill_r>
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d00a      	beq.n	8006b16 <_raise_r+0x4c>
 8006b00:	1c59      	adds	r1, r3, #1
 8006b02:	d103      	bne.n	8006b0c <_raise_r+0x42>
 8006b04:	2316      	movs	r3, #22
 8006b06:	6003      	str	r3, [r0, #0]
 8006b08:	2001      	movs	r0, #1
 8006b0a:	e7e7      	b.n	8006adc <_raise_r+0x12>
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006b12:	4620      	mov	r0, r4
 8006b14:	4798      	blx	r3
 8006b16:	2000      	movs	r0, #0
 8006b18:	e7e0      	b.n	8006adc <_raise_r+0x12>
	...

08006b1c <raise>:
 8006b1c:	4b02      	ldr	r3, [pc, #8]	@ (8006b28 <raise+0xc>)
 8006b1e:	4601      	mov	r1, r0
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	f7ff bfd2 	b.w	8006aca <_raise_r>
 8006b26:	bf00      	nop
 8006b28:	20000018 	.word	0x20000018

08006b2c <_kill_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d07      	ldr	r5, [pc, #28]	@ (8006b4c <_kill_r+0x20>)
 8006b30:	2300      	movs	r3, #0
 8006b32:	4604      	mov	r4, r0
 8006b34:	4608      	mov	r0, r1
 8006b36:	4611      	mov	r1, r2
 8006b38:	602b      	str	r3, [r5, #0]
 8006b3a:	f7fa fe6a 	bl	8001812 <_kill>
 8006b3e:	1c43      	adds	r3, r0, #1
 8006b40:	d102      	bne.n	8006b48 <_kill_r+0x1c>
 8006b42:	682b      	ldr	r3, [r5, #0]
 8006b44:	b103      	cbz	r3, 8006b48 <_kill_r+0x1c>
 8006b46:	6023      	str	r3, [r4, #0]
 8006b48:	bd38      	pop	{r3, r4, r5, pc}
 8006b4a:	bf00      	nop
 8006b4c:	200003e8 	.word	0x200003e8

08006b50 <_getpid_r>:
 8006b50:	f7fa be57 	b.w	8001802 <_getpid>

08006b54 <_init>:
 8006b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b56:	bf00      	nop
 8006b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5a:	bc08      	pop	{r3}
 8006b5c:	469e      	mov	lr, r3
 8006b5e:	4770      	bx	lr

08006b60 <_fini>:
 8006b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b62:	bf00      	nop
 8006b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b66:	bc08      	pop	{r3}
 8006b68:	469e      	mov	lr, r3
 8006b6a:	4770      	bx	lr
