# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition
# File: C:\Users\andz\workspace\Quartus\tple\top.csv
# Generated on: Sun Mar 07 22:13:28 2010

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
clk100,Unknown,PIN_12,1,,,
ext_reset,Unknown,PIN_62,2,,,
io_data[23],Bidir,PIN_38,1,,,
io_data[22],Bidir,PIN_37,1,,,
io_data[21],Bidir,PIN_36,1,,,
io_data[20],Bidir,PIN_35,1,,,
io_data[19],Bidir,PIN_34,1,,,
io_data[18],Bidir,PIN_33,1,,,
io_data[17],Bidir,PIN_30,1,,,
io_data[16],Bidir,PIN_29,1,,,
io_data[15],Bidir,PIN_28,1,,,
io_data[14],Bidir,PIN_27,1,,,
io_data[13],Bidir,PIN_26,1,,,
io_data[12],Bidir,PIN_21,1,,,
io_data[11],Bidir,PIN_20,1,,,
io_data[10],Bidir,PIN_19,1,,,
io_data[9],Bidir,PIN_18,1,,,
io_data[8],Bidir,PIN_17,1,,,
io_data[7],Bidir,PIN_16,1,,,
io_data[6],Bidir,PIN_15,1,,,
io_data[5],Bidir,PIN_8,1,,,
io_data[4],Bidir,PIN_7,1,,,
io_data[3],Bidir,PIN_6,1,,,
io_data[2],Bidir,PIN_5,1,,,
io_data[1],Bidir,PIN_4,1,,,As bidirectional
io_data[0],Bidir,PIN_3,1,,,
io_dir,Output,PIN_2,1,,,
mega_clk,Unknown,PIN_14,1,,,
mega_data[3],Bidir,PIN_48,1,,,
mega_data[2],Bidir,PIN_49,1,,,
mega_data[1],Bidir,PIN_50,1,,,
mega_data[0],Bidir,PIN_51,1,,,
mega_int,Output,PIN_39,1,,,
mega_nib_sel,Unknown,PIN_42,1,,,
mega_reg_sel[1],Input,PIN_40,1,,,
mega_reg_sel[0],Input,PIN_41,1,,,
mega_rw,Unknown,PIN_47,1,,,
mem_adr[17],Output,PIN_77,2,,,
mem_adr[16],Output,PIN_78,2,,,
mem_adr[15],Output,PIN_81,2,,,
mem_adr[14],Output,PIN_95,2,,,
mem_adr[13],Output,PIN_96,2,,,
mem_adr[12],Output,PIN_97,2,,,
mem_adr[11],Output,PIN_98,2,,,
mem_adr[10],Output,PIN_99,2,,,
mem_adr[9],Output,PIN_52,2,,,
mem_adr[8],Output,PIN_53,2,,,
mem_adr[7],Output,PIN_54,2,,,
mem_adr[6],Output,PIN_55,2,,,
mem_adr[5],Output,PIN_56,2,,,
mem_adr[4],Output,PIN_72,2,,,
mem_adr[3],Output,PIN_73,2,,,
mem_adr[2],Output,PIN_74,2,,,
mem_adr[1],Output,PIN_75,2,,,
mem_adr[0],Output,PIN_76,2,,,
mem_ce1,Unknown,PIN_100,2,,,
mem_ce2,Unknown,PIN_1,2,,,
mem_data[15],Bidir,PIN_85,2,,,
mem_data[14],Bidir,PIN_86,2,,,
mem_data[13],Bidir,PIN_87,2,,,
mem_data[12],Bidir,PIN_88,2,,,
mem_data[11],Bidir,PIN_89,2,,,
mem_data[10],Bidir,PIN_90,2,,,
mem_data[9],Bidir,PIN_91,2,,,
mem_data[8],Bidir,PIN_92,2,,,
mem_data[7],Bidir,PIN_58,2,,,
mem_data[6],Bidir,PIN_61,2,,,
mem_data[5],Bidir,PIN_66,2,,,
mem_data[4],Bidir,PIN_67,2,,,
mem_data[3],Bidir,PIN_68,2,,,
mem_data[2],Bidir,PIN_69,2,,,
mem_data[1],Bidir,PIN_70,2,,,
mem_data[0],Bidir,PIN_71,2,,,
mem_lb,Unknown,PIN_84,2,,,
mem_oe,Unknown,PIN_82,2,,,
mem_ub,Unknown,PIN_83,2,,,
mem_we,Unknown,PIN_57,2,,,
,Unknown,PIN_9,1,,,
,Unknown,PIN_10,,,,
,Unknown,PIN_11,,,,
,Unknown,PIN_13,,,,
,Unknown,PIN_22,1,,,
,Unknown,PIN_23,1,,,
,Unknown,PIN_24,1,,,
,Unknown,PIN_25,1,,,
,Unknown,PIN_31,1,,,
,Unknown,PIN_32,,,,
,Unknown,PIN_43,1,,,
,Unknown,PIN_44,1,,,
,Unknown,PIN_45,1,,,
,Unknown,PIN_46,,,,
,Unknown,PIN_59,2,,,
,Unknown,PIN_60,,,,
,Unknown,PIN_63,,,,
,Unknown,PIN_64,2,,,
,Unknown,PIN_65,,,,
,Unknown,PIN_79,,,,
,Unknown,PIN_80,2,,,
,Unknown,PIN_93,,,,
,Unknown,PIN_94,2,,,
