var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[32.2165, 20.2676, 13.7738, 25.2119, 2.89855], "total":[164906, 235367, 684, 44, 413], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1804, 4199, 36, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_DA_SA_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_SA_MV_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_DX_SX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:69 (_SX_fX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:70 (_TopOut_DTopOut_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":70}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:71 (_RightOut_DRightOut_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_DA", "compute_units":1, "type":"function", "total_percent":[1.43412, 0.88764, 0.624298, 1.25323, 0], "total_kernel_resources":[7144, 10668, 34, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_DA_s0_i\' (a.cl:88)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DA_s0_k\' (a.cl:85)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DA_s0_kkk_iii\' (a.cl:90)", "type":"resource", "data":[7, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 20 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 20 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:82)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"kernel_DA.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:85", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:119", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]]}]}]}, {"name":"kernel_DA.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:82", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:82", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:82", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:90", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[123, 299, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[123, 299, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:104", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}, {"name":"a.cl:82", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}, {"name":"a.cl:90", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:88", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:90", "type":"resource", "data":[32.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"20-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}, {"name":"20-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:94", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[2463, 3759, 16, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[2463, 3759, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"a.cl:100", "type":"resource", "data":[2463, 3759, 16, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[2463, 3759, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_DRightOut", "compute_units":1, "type":"function", "total_percent":[1.65891, 0.921582, 0.802669, 0, 0.131752], "total_kernel_resources":[5394, 13716, 0, 1.5, 124], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"416"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_i\' (a.cl:409)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_iii\' (a.cl:411)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_k\' (a.cl:406)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_vi\' (a.cl:416)", "type":"resource", "data":[31, 111, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":416}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:404 (_RightOut_DRightOut_channel_array.s)", "type":"resource", "data":[528, 4096, 0, 0, 32], "debug":[[{"filename":"a.cl", "line":404}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"16 (banked on bits 2, 3, 4, 5)", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 32 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"kernel_DRightOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 98, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:406", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:409", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:406", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:409", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:432", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":432}]]}]}]}, {"name":"kernel_DRightOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[53, 140, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[53, 140, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[17, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:406", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:418", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:406", "type":"resource", "data":[220, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:421", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":421}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[69, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[69, 207, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 60, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:406", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:409", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]]}, {"name":"a.cl:418", "type":"resource", "data":[16, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}, {"name":"a.cl:421", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":421}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:409", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:418", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:414", "type":"resource", "data":[35, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":414}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[35, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"404"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:418", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}]}]}, {"name":"kernel_DRightOut.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[812, 2752, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[812, 2752, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[80, 111, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0, 0]}, {"name":"a.cl:406", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:409", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]]}, {"name":"a.cl:411", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]]}, {"name":"a.cl:418", "type":"resource", "data":[23, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}, {"name":"a.cl:421", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":421}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:411", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:413", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":413}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:414", "type":"resource", "data":[1054, 744, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":414}]], "children":[{"name":"Store", "type":"resource", "count":31, "data":[1054, 744, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"404"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:418", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:425", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":425}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[143, 420, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[143, 420, 0, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[143, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0, 0]}, {"name":"a.cl:406", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:409", "type":"resource", "data":[34, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]]}, {"name":"a.cl:411", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]]}, {"name":"a.cl:413", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":413}]]}, {"name":"a.cl:416", "type":"resource", "data":[17, 14, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":416}]]}, {"name":"a.cl:418", "type":"resource", "data":[25, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}, {"name":"a.cl:421", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":421}]]}, {"name":"a.cl:425", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":425}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:409", "type":"resource", "data":[2.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:416", "type":"resource", "data":[43.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":416}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:418", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"404"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:426", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":426}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:427", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":427}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B8", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:418", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]]}]}]}]}, {"name":"kernel_DTopOut", "compute_units":1, "type":"function", "total_percent":[0.725032, 0.448853, 0.315543, 0, 0.131752], "total_kernel_resources":[2595, 5392, 0, 1.5, 62], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_i\' (a.cl:446)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_k\' (a.cl:443)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_kkk\' (a.cl:448)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":448}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_DTopOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 98, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:443", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]]}, {"name":"a.cl:446", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:443", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:446", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:463", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":463}]]}]}]}, {"name":"kernel_DTopOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:443", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:443", "type":"resource", "data":[220, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":455}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 68, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 68, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 48, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:443", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]]}, {"name":"a.cl:446", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]]}, {"name":"a.cl:455", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":455}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:446", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 228, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 228, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[58, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0, 0]}, {"name":"a.cl:443", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":443}]]}, {"name":"a.cl:446", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]]}, {"name":"a.cl:448", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":448}]]}, {"name":"a.cl:455", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":455}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:446", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:448", "type":"resource", "data":[56.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":448}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:450", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":450}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:458", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":458}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:459", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":459}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_DX", "compute_units":1, "type":"function", "total_percent":[0.80447, 0.498244, 0.349953, 0.737191, 0.461133], "total_kernel_resources":[3617, 5980, 20, 7, 32], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:160)\\n - \'_24\' (a.cl:180)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}], [{"filename":"a.cl", "line":180}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DX_s0_i\' (a.cl:166)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DX_s0_k\' (a.cl:163)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DX_s0_kkk\' (a.cl:168)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:160)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_DX.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 149, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:163", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]]}, {"name":"a.cl:166", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}, {"name":"a.cl:172", "type":"resource", "data":[2, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":172}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:163", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:166", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:185", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":185}]]}]}]}, {"name":"kernel_DX.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:160", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"a.cl:163", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:160", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:163", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:160", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"a.cl:163", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]]}, {"name":"a.cl:166", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:160", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:166", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:168", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[287, 846, 1, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[287, 846, 1, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[68, 84, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:160", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"a.cl:163", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]]}, {"name":"a.cl:166", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}, {"name":"a.cl:168", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]]}, {"name":"a.cl:180", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:166", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:168", "type":"resource", "data":[24.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:173", "type":"resource", "data":[715, 147, 4, 7, 0], "debug":[[{"filename":"a.cl", "line":173}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[715, 147, 4, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:177", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":177}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:178", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":178}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:180", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_SA", "compute_units":1, "type":"function", "total_percent":[0.396126, 0.261821, 0.159703, 0, 0], "total_kernel_resources":[1977, 2729, 0, 0, 13], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_SA_s0_i\' (a.cl:133)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_SA_s0_k\' (a.cl:130)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_SA_s0_kkk_iii\' (a.cl:135)", "type":"resource", "data":[7, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 20 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 20 width by 1 depth"}]}, {"name":"kernel_SA.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:130", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]]}, {"name":"a.cl:133", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:130", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:133", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:152", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":152}]]}]}]}, {"name":"kernel_SA.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:130", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:130", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 3, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 3, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:130", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]]}, {"name":"a.cl:133", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:133", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 9, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:130", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":130}]]}, {"name":"a.cl:133", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]]}, {"name":"a.cl:135", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:133", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:135", "type":"resource", "data":[32.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"20-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}, {"name":"20-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:147", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":147}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_SX", "compute_units":1, "type":"function", "total_percent":[0.394548, 0.244733, 0.171348, 1.17951, 0.131752], "total_kernel_resources":[1731, 2928, 32, 1.5, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_SX_cycle_temp\' (a.cl:196)\\n - \'_65\' (a.cl:252)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":196}], [{"filename":"a.cl", "line":252}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_SX_fX_channel_array\' (a.cl:192)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_SX_s0_outermost_loop\' (a.cl:204)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:197 (_SX_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 32, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_SX.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 111, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 45, 0, 0, 0]}, {"name":"a.cl:195", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]]}, {"name":"a.cl:204", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":204}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:195", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":195}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:204", "type":"resource", "data":[142, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":204}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SX.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:255", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":255}]]}]}]}, {"name":"kernel_SX.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[45, 286, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[45, 286, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[42, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:192", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]]}, {"name":"a.cl:196", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":196}]]}, {"name":"a.cl:204", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":204}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 9, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:192", "type":"resource", "data":[53, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:204", "type":"resource", "data":[55, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":204}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:208", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":208}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:210", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":210}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:211", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":211}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:214", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":214}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:221", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":221}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:226", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":226}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:227", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":227}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:237", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":237}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"197"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:248", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":248}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:252", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":252}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_TopOut", "compute_units":1, "type":"function", "total_percent":[1.37427, 1.04377, 0.450375, 3.02248, 2.10804], "total_kernel_resources":[6078, 7696, 82, 32, 142], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"278"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_MV_shreg\' (a.cl:263)", "type":"resource", "data":[224, 352, 32, 0, 0], "debug":[[{"filename":"a.cl", "line":263}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 7 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 64"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 7 width by 1 depth,\\n32 regs, 32 width by 64 depth"}]}, {"name":"Private Variable: \\n - \'_TopOut_DTopOut_channel_array\' (a.cl:266)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_i\' (a.cl:274)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_iii\' (a.cl:278)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_k\' (a.cl:271)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_kkk\' (a.cl:276)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_TopOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:271", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:274", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:271", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[36, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:396", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":396}]]}]}]}, {"name":"kernel_TopOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:266", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:271", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:274", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:266", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[40, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:266", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:274", "type":"resource", "data":[15, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:266", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 18, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 18, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 42, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:266", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:274", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}, {"name":"a.cl:276", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:276", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:324", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:384", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":384}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1675, 3027, 23, 0, 125], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1675, 3027, 23, 0, 125]}]}, {"name":"Feedback", "type":"resource", "data":[637, 375, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[256, 144, 0, 0, 0]}, {"name":"a.cl:263", "type":"resource", "data":[128, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":263}]]}, {"name":"a.cl:266", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:274", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}, {"name":"a.cl:276", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]]}, {"name":"a.cl:278", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:324", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]]}, {"name":"a.cl:354", "type":"resource", "data":[128, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":354}]]}, {"name":"a.cl:384", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":384}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 27, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[6, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}]}, {"name":"a.cl:263", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":263}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":32, "data":[56, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[1.83333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[47.3333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.33333, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:293", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:321", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":321}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:325", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:326", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":326}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:353", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":353}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:354", "type":"resource", "data":[64, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":354}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":32, "data":[56, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:360", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":360}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:365", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:377", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":377}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:384", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":384}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:387", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":387}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B8", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"a.cl:391", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":391}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1804,4199,36,0,0],"details":[{"text":"Global interconnect for 3 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_DA_SA_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_SA_MV_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_DX_SX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":69}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_SX_fX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":70}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:70 (_TopOut_DTopOut_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":71}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:71 (_RightOut_DRightOut_channel)","type":"resource"}],"data":[66,9540,81,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[137,128,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_i\' (a.cl:88)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_k\' (a.cl:85)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_kkk_iii\' (a.cl:90)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:82)","type":"resource"},{"children":[{"count":3,"data":[155,366,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[157,366,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"a.cl:88","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[64.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"a.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7144,10668,34,0,22],"debug":[[{"filename":"a.cl","line":82}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DA","total_kernel_resources":[7144,10668,34,0,22],"total_percent":[1.43412,0.88764,0.624298,1.25323,0],"type":"function"},{"children":[{"data":[414,530,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_i\' (a.cl:409)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_iii\' (a.cl:411)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_k\' (a.cl:406)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_vi\' (a.cl:416)","type":"resource"},{"data":[528,4096,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 32 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Number of banks":"16 (banked on bits 2, 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"a.cl:404 (_RightOut_DRightOut_channel_array.s)","type":"resource"},{"children":[{"count":6,"data":[1094,3583,0,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1126,3583,0,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Select","type":"resource"}],"data":[373,37,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"a.cl:406","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"State","type":"resource"},{"count":4,"data":[3.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"1-bit Or","type":"resource"}],"data":[117.5,2.5,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"a.cl:409","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":421}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":421}]],"name":"a.cl:421","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1089,768,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"Store","type":"resource"}],"data":[1089,768,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"a.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"a.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"Load","type":"resource"}],"data":[28,42,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"a.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":425}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":425}]],"name":"a.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"a.cl:416","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":427}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":427}]],"name":"a.cl:427","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5394,13716,0,1.5,124],"debug":[[{"filename":"a.cl","line":404}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":416}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_DRightOut","total_kernel_resources":[5394,13716,0,1.5,124],"total_percent":[1.65891,0.921582,0.802669,0,0.131752],"type":"function"},{"children":[{"data":[129,185,0,0,21],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_i\' (a.cl:446)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_k\' (a.cl:443)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_kkk\' (a.cl:448)","type":"resource"},{"children":[{"count":4,"data":[53,429,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[85,429,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Select","type":"resource"}],"data":[373,37,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"a.cl:443","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"1-bit Or","type":"resource"}],"data":[115.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"a.cl:446","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"a.cl:455","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"a.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"a.cl:458","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":459}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":459}]],"name":"a.cl:459","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2595,5392,0,1.5,62],"debug":[[{"filename":"a.cl","line":443}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DTopOut","total_kernel_resources":[2595,5392,0,1.5,62],"total_percent":[0.725032,0.448853,0.315543,0,0.131752],"type":"function"},{"children":[{"data":[141,136,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:160)\\n - \'_24\' (a.cl:180)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_i\' (a.cl:166)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_k\' (a.cl:163)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_kkk\' (a.cl:168)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:160)","type":"resource"},{"children":[{"count":3,"data":[319,913,1,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[321,913,1,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"a.cl:163","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"a.cl:166","type":"resource"},{"children":[{"count":1,"data":[2,19,0,0,0],"debug":[[{"filename":"a.cl","line":172}]],"name":"State","type":"resource"}],"data":[2,19,0,0,0],"debug":[[{"filename":"a.cl","line":172}]],"name":"a.cl:172","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":160}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":160}]],"name":"a.cl:160","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"2-bit Select","type":"resource"}],"data":[56.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"a.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[715,147,4,7,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[715,147,4,7,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"a.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"a.cl:177","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"a.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3617,5980,20,7,32],"debug":[[{"filename":"a.cl","line":160}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DX","total_kernel_resources":[3617,5980,20,7,32],"total_percent":[0.80447,0.498244,0.349953,0.737191,0.461133],"type":"function"},{"children":[{"data":[95,72,0,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_i\' (a.cl:133)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_k\' (a.cl:130)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_kkk_iii\' (a.cl:135)","type":"resource"},{"children":[{"count":3,"data":[34,74,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[34,74,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Select","type":"resource"}],"data":[341,70,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"a.cl:130","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"a.cl:133","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[32.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"a.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"a.cl:147","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1977,2729,0,0,13],"debug":[[{"filename":"a.cl","line":130}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SA","total_kernel_resources":[1977,2729,0,0,13],"total_percent":[0.396126,0.261821,0.159703,0,0],"type":"function"},{"children":[{"data":[74,59,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_SX_cycle_temp\' (a.cl:196)\\n - \'_65\' (a.cl:252)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_SX_fX_channel_array\' (a.cl:192)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_SX_s0_outermost_loop\' (a.cl:204)","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16384 words","Bank width":"32 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:197 (_SX_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[47,331,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[47,331,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"a.cl:195","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"33-bit Integer Add","type":"resource"},{"count":5,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"4-bit Select","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"a.cl:204","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"33-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"a.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"a.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"a.cl:214","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"a.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"a.cl:226","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"a.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"a.cl:252","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1731,2928,32,1.5,18],"debug":[[{"filename":"a.cl","line":192}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SX","total_kernel_resources":[1731,2928,32,1.5,18],"total_percent":[0.394548,0.244733,0.171348,1.17951,0.131752],"type":"function"},{"children":[{"data":[805,490,27,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[224,352,32,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 7 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 64","type":"text"},{"text":"Shift Register,\\n32 regs, 7 width by 1 depth,\\n32 regs, 32 width by 64 depth","type":"brief"}],"name":"Private Variable: \\n - \'_MV_shreg\' (a.cl:263)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_TopOut_DTopOut_channel_array\' (a.cl:266)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_i\' (a.cl:274)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_iii\' (a.cl:278)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_k\' (a.cl:271)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_kkk\' (a.cl:276)","type":"resource"},{"children":[{"count":5,"data":[1719,3125,23,0,125],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"}],"data":[1853,3127,23,0,125],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"1-bit Or","type":"resource"}],"data":[82.83333,3,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"a.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"1-bit Or","type":"resource"}],"data":[11.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"a.cl:384","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"7-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"a.cl:263","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[47.3333,1,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"a.cl:321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"1-bit Or","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"a.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"a.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"a.cl:353","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"7-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[64,0,0,16,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"a.cl:354","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"a.cl:360","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"a.cl:365","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":377}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":377}]],"name":"a.cl:377","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":387}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":387}]],"name":"a.cl:387","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"a.cl:391","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6077.999963,7696,82,32,142],"debug":[[{"filename":"a.cl","line":263}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":278}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_TopOut","total_kernel_resources":[6078,7696,82,32,142],"total_percent":[1.37427,1.04377,0.450375,3.02248,2.10804],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[30405.999963,62915,287,43.5,413],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[164906,235367,684,44,413],"total_percent":[32.2165,20.2676,13.7738,25.2119,2.89855],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_SA", "children":[{"type":"bb", "id":3, "name":"kernel_SA.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_SA.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_SA.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":6, "name":"kernel_SA.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":7, "name":"kernel_SA.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_SA.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_SA.B6", "children":[{"type":"inst", "id":10, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":137}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":12, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":147}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":14, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"15"}]}, {"type":"inst", "id":15, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":16, "name":"kernel_SX", "children":[{"type":"bb", "id":17, "name":"kernel_SX.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":18, "name":"kernel_SX.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":19, "name":"kernel_SX.B2", "children":[{"type":"inst", "id":20, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":214}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"a.cl", "line":221}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_SX_DB_0_ibuffer", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"a.cl", "line":237}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_SX_DB_0_ibuffer", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":26, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"27"}]}, {"type":"inst", "id":27, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":28, "name":"Local Memory", "children":[{"type":"memsys", "id":29, "name":"_SX_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"kernel_TopOut", "children":[{"type":"bb", "id":34, "name":"kernel_TopOut.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_TopOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":36, "name":"kernel_TopOut.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":37, "name":"kernel_TopOut.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"40"}]}, {"type":"bb", "id":38, "name":"kernel_TopOut.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_TopOut.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"52"}]}, {"type":"bb", "id":40, "name":"kernel_TopOut.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":41, "name":"kernel_TopOut.B7", "children":[{"type":"inst", "id":43, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":293}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":44, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":296}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":45, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":387}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":42, "name":"kernel_TopOut.B8", "children":[{"type":"inst", "id":47, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":391}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":51, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":52, "name":"End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":53, "name":"kernel_DA", "children":[{"type":"bb", "id":54, "name":"kernel_DA.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_DA.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":56, "name":"kernel_DA.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"58"}]}, {"type":"bb", "id":57, "name":"kernel_DA.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"59"}]}, {"type":"bb", "id":58, "name":"kernel_DA.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":59, "name":"kernel_DA.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":60, "name":"kernel_DA.B6", "children":[{"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"a.cl", "line":97}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"7", "Latency":"113", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Load", "debug":[[{"filename":"a.cl", "line":100}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"7", "Latency":"113", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":114}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"121", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":64, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":90}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"65"}]}, {"type":"inst", "id":65, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"121", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"121", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":67, "name":"kernel_DX", "children":[{"type":"bb", "id":68, "name":"kernel_DX.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":69, "name":"kernel_DX.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":70, "name":"kernel_DX.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"72"}]}, {"type":"bb", "id":71, "name":"kernel_DX.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"73"}]}, {"type":"bb", "id":72, "name":"kernel_DX.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":73, "name":"kernel_DX.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":74, "name":"kernel_DX.B6", "children":[{"type":"inst", "id":75, "name":"Load", "debug":[[{"filename":"a.cl", "line":177}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"31", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"160", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":77, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":168}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"78"}]}, {"type":"inst", "id":78, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"160", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"160", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":79, "name":"kernel_DRightOut", "children":[{"type":"bb", "id":80, "name":"kernel_DRightOut.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":81, "name":"kernel_DRightOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":82, "name":"kernel_DRightOut.B2", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"125"}]}, {"type":"bb", "id":83, "name":"kernel_DRightOut.B3", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"85"}]}, {"type":"bb", "id":84, "name":"kernel_DRightOut.B4", "children":[{"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":125, "name":"End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":85, "name":"kernel_DRightOut.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":86, "name":"kernel_DRightOut.B6", "children":[{"type":"inst", "id":90, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":413}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":411}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"88"}]}, {"type":"inst", "id":127, "name":"End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":87, "name":"kernel_DRightOut.B7", "children":[{"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"a.cl", "line":418}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":416}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"129"}]}, {"type":"inst", "id":129, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":88, "name":"kernel_DRightOut.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":130, "name":"Local Memory", "children":[{"type":"memsys", "id":131, "name":"_RightOut_DRightOut_channel_array.s", "debug":[[{"filename":"a.cl", "line":404}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":196, "name":"kernel_DTopOut", "children":[{"type":"bb", "id":197, "name":"kernel_DTopOut.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":198, "name":"kernel_DTopOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":199, "name":"kernel_DTopOut.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"201"}]}, {"type":"bb", "id":200, "name":"kernel_DTopOut.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"202"}]}, {"type":"bb", "id":201, "name":"kernel_DTopOut.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":202, "name":"kernel_DTopOut.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":203, "name":"kernel_DTopOut.B6", "children":[{"type":"inst", "id":204, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":450}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":205, "name":"Store", "debug":[[{"filename":"a.cl", "line":459}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":206, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":448}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"207"}]}, {"type":"inst", "id":207, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":66, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":11, "name":"_DA_SA_channel", "debug":[[{"filename":"a.cl", "line":123}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":21, "name":"_DX_SX_channel", "debug":[[{"filename":"a.cl", "line":188}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":46, "name":"_RightOut_DRightOut_channel", "debug":[[{"filename":"a.cl", "line":257}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":13, "name":"_SA_MV_channel", "debug":[[{"filename":"a.cl", "line":123}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":25, "name":"_SX_fX_channel", "debug":[[{"filename":"a.cl", "line":188}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":48, "name":"_TopOut_DTopOut_channel", "debug":[[{"filename":"a.cl", "line":257}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":11, "to":10}, {"from":12, "to":13}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":3, "to":5}, {"from":8, "to":6}, {"from":5, "to":6}, {"from":8, "to":7}, {"from":15, "to":8}, {"from":15, "to":14}, {"from":6, "to":14}, {"from":10, "to":15}, {"from":12, "to":15}, {"from":14, "to":10}, {"from":10, "to":12}, {"from":21, "to":20}, {"from":24, "to":25}, {"from":29, "to":23}, {"from":22, "to":29}, {"from":27, "to":18}, {"from":27, "to":26}, {"from":17, "to":26}, {"from":20, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":26, "to":20}, {"from":20, "to":22}, {"from":20, "to":23}, {"from":22, "to":24}, {"from":23, "to":24}, {"from":13, "to":43}, {"from":25, "to":44}, {"from":45, "to":46}, {"from":47, "to":48}, {"from":38, "to":35}, {"from":38, "to":36}, {"from":34, "to":36}, {"from":40, "to":37}, {"from":36, "to":37}, {"from":40, "to":38}, {"from":52, "to":39}, {"from":37, "to":39}, {"from":52, "to":40}, {"from":50, "to":49}, {"from":39, "to":49}, {"from":43, "to":50}, {"from":44, "to":50}, {"from":45, "to":50}, {"from":50, "to":51}, {"from":47, "to":52}, {"from":49, "to":43}, {"from":49, "to":44}, {"from":43, "to":45}, {"from":44, "to":45}, {"from":51, "to":47}, {"from":63, "to":11}, {"from":58, "to":55}, {"from":58, "to":56}, {"from":54, "to":56}, {"from":59, "to":57}, {"from":56, "to":57}, {"from":59, "to":58}, {"from":65, "to":59}, {"from":65, "to":64}, {"from":57, "to":64}, {"from":61, "to":65}, {"from":62, "to":65}, {"from":63, "to":65}, {"from":64, "to":61}, {"from":64, "to":62}, {"from":62, "to":63}, {"from":61, "to":63}, {"from":66, "to":61}, {"from":66, "to":62}, {"from":76, "to":21}, {"from":72, "to":69}, {"from":72, "to":70}, {"from":68, "to":70}, {"from":73, "to":71}, {"from":70, "to":71}, {"from":73, "to":72}, {"from":78, "to":73}, {"from":78, "to":77}, {"from":71, "to":77}, {"from":75, "to":78}, {"from":76, "to":78}, {"from":77, "to":75}, {"from":75, "to":76}, {"from":66, "to":75}, {"from":46, "to":90}, {"from":131, "to":122}, {"from":89, "to":131}, {"from":91, "to":131}, {"from":92, "to":131}, {"from":93, "to":131}, {"from":94, "to":131}, {"from":95, "to":131}, {"from":96, "to":131}, {"from":97, "to":131}, {"from":98, "to":131}, {"from":99, "to":131}, {"from":100, "to":131}, {"from":101, "to":131}, {"from":102, "to":131}, {"from":103, "to":131}, {"from":104, "to":131}, {"from":105, "to":131}, {"from":106, "to":131}, {"from":107, "to":131}, {"from":108, "to":131}, {"from":109, "to":131}, {"from":110, "to":131}, {"from":111, "to":131}, {"from":112, "to":131}, {"from":113, "to":131}, {"from":114, "to":131}, {"from":115, "to":131}, {"from":116, "to":131}, {"from":117, "to":131}, {"from":118, "to":131}, {"from":119, "to":131}, {"from":120, "to":131}, {"from":121, "to":131}, {"from":125, "to":81}, {"from":125, "to":82}, {"from":80, "to":82}, {"from":85, "to":83}, {"from":82, "to":83}, {"from":85, "to":124}, {"from":89, "to":125}, {"from":88, "to":85}, {"from":88, "to":126}, {"from":83, "to":126}, {"from":90, "to":127}, {"from":91, "to":127}, {"from":92, "to":127}, {"from":93, "to":127}, {"from":94, "to":127}, {"from":95, "to":127}, {"from":96, "to":127}, {"from":97, "to":127}, {"from":98, "to":127}, {"from":99, "to":127}, {"from":100, "to":127}, {"from":101, "to":127}, {"from":102, "to":127}, {"from":103, "to":127}, {"from":104, "to":127}, {"from":105, "to":127}, {"from":106, "to":127}, {"from":107, "to":127}, {"from":108, "to":127}, {"from":109, "to":127}, {"from":110, "to":127}, {"from":111, "to":127}, {"from":112, "to":127}, {"from":113, "to":127}, {"from":114, "to":127}, {"from":115, "to":127}, {"from":116, "to":127}, {"from":117, "to":127}, {"from":118, "to":127}, {"from":119, "to":127}, {"from":120, "to":127}, {"from":121, "to":127}, {"from":129, "to":128}, {"from":127, "to":128}, {"from":122, "to":129}, {"from":123, "to":129}, {"from":129, "to":88}, {"from":124, "to":89}, {"from":126, "to":90}, {"from":90, "to":91}, {"from":90, "to":92}, {"from":90, "to":93}, {"from":90, "to":94}, {"from":90, "to":95}, {"from":90, "to":96}, {"from":90, "to":97}, {"from":90, "to":98}, {"from":90, "to":99}, {"from":90, "to":100}, {"from":90, "to":101}, {"from":90, "to":102}, {"from":90, "to":103}, {"from":90, "to":104}, {"from":90, "to":105}, {"from":90, "to":106}, {"from":90, "to":107}, {"from":90, "to":108}, {"from":90, "to":109}, {"from":90, "to":110}, {"from":90, "to":111}, {"from":90, "to":112}, {"from":90, "to":113}, {"from":90, "to":114}, {"from":90, "to":115}, {"from":90, "to":116}, {"from":90, "to":117}, {"from":90, "to":118}, {"from":90, "to":119}, {"from":90, "to":120}, {"from":90, "to":121}, {"from":128, "to":122}, {"from":122, "to":123}, {"from":123, "to":66}, {"from":48, "to":204}, {"from":201, "to":198}, {"from":201, "to":199}, {"from":197, "to":199}, {"from":202, "to":200}, {"from":199, "to":200}, {"from":202, "to":201}, {"from":207, "to":202}, {"from":207, "to":206}, {"from":200, "to":206}, {"from":204, "to":207}, {"from":205, "to":207}, {"from":206, "to":204}, {"from":204, "to":205}, {"from":205, "to":66}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_SA", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":123}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_SA.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_SA.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_SA.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"137"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"147"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":141}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_SX", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":188}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_SX.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"214"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"248"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_TopOut", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":257}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_TopOut.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":274}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":276}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"293"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"296"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"387"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":281}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":284}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":300}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_DA", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DA.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DA.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DA.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":90}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"100"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"114"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":108}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_DX", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":155}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DX.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":163}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DX.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DX.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":168}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"177"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"178"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_DRightOut", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":399}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DRightOut.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":406}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"427"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":409}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"427"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":411}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"418"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":416}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"427"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_DTopOut", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DTopOut.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":443}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DTopOut.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DTopOut.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":448}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"450"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"459"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_SA.B0":{"name":"kernel_SA.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SA.B1":{"name":"kernel_SA.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SA.B2":{"name":"kernel_SA.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"130"}]}]}}, "kernel_SA.B3":{"name":"kernel_SA.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"133"}]}]}}, "kernel_SA.B4":{"name":"kernel_SA.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_SA.B5":{"name":"kernel_SA.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_SA.B6":{"name":"kernel_SA.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"135"}]}]}}, "kernel_SX.B0":{"name":"kernel_SX.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SX.B1":{"name":"kernel_SX.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SX.B2":{"name":"kernel_SX.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"204"}]}]}}, "kernel_TopOut.B0":{"name":"kernel_TopOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_TopOut.B1":{"name":"kernel_TopOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_TopOut.B2":{"name":"kernel_TopOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"271"}]}]}}, "kernel_TopOut.B3":{"name":"kernel_TopOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"274"}]}]}}, "kernel_TopOut.B4":{"name":"kernel_TopOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_TopOut.B5":{"name":"kernel_TopOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"276"}]}]}}, "kernel_TopOut.B6":{"name":"kernel_TopOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_TopOut.B7":{"name":"kernel_TopOut.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"278"}]}]}}, "kernel_TopOut.B8":{"name":"kernel_TopOut.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_DA.B0":{"name":"kernel_DA.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DA.B1":{"name":"kernel_DA.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DA.B2":{"name":"kernel_DA.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}}, "kernel_DA.B3":{"name":"kernel_DA.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"88"}]}]}}, "kernel_DA.B4":{"name":"kernel_DA.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DA.B5":{"name":"kernel_DA.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DA.B6":{"name":"kernel_DA.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":121, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"90"}]}]}}, "kernel_DX.B0":{"name":"kernel_DX.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DX.B1":{"name":"kernel_DX.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DX.B2":{"name":"kernel_DX.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"163"}]}]}}, "kernel_DX.B3":{"name":"kernel_DX.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"166"}]}]}}, "kernel_DX.B4":{"name":"kernel_DX.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DX.B5":{"name":"kernel_DX.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DX.B6":{"name":"kernel_DX.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":160, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"168"}]}]}}, "kernel_DRightOut.B0":{"name":"kernel_DRightOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DRightOut.B1":{"name":"kernel_DRightOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DRightOut.B2":{"name":"kernel_DRightOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"406"}]}]}}, "kernel_DRightOut.B3":{"name":"kernel_DRightOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"409"}]}]}}, "kernel_DRightOut.B4":{"name":"kernel_DRightOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DRightOut.B5":{"name":"kernel_DRightOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DRightOut.B6":{"name":"kernel_DRightOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"411"}]}]}}, "kernel_DRightOut.B7":{"name":"kernel_DRightOut.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":13, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"416"}]}]}}, "kernel_DRightOut.B8":{"name":"kernel_DRightOut.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_DTopOut.B0":{"name":"kernel_DTopOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DTopOut.B1":{"name":"kernel_DTopOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DTopOut.B2":{"name":"kernel_DTopOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"443"}]}]}}, "kernel_DTopOut.B3":{"name":"kernel_DTopOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"446"}]}]}}, "kernel_DTopOut.B4":{"name":"kernel_DTopOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DTopOut.B5":{"name":"kernel_DTopOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DTopOut.B6":{"name":"kernel_DTopOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"448"}]}]}}}, "functions":{"kernel_SA":{"debug":[{"filename":"a.cl", "line":123}], "loop_hierachy":{"kernel_SA__no_loop":["kernel_SA.B0", "kernel_SA.B1"], "kernel_SA.B2":["kernel_SA.B2", "kernel_SA.B3", "kernel_SA.B4"], "kernel_SA.B3":["kernel_SA.B3", "kernel_SA.B6", "kernel_SA.B5"], "kernel_SA.B6":["kernel_SA.B6"]}}, "kernel_SX":{"debug":[{"filename":"a.cl", "line":188}], "loop_hierachy":{"kernel_SX__no_loop":["kernel_SX.B0", "kernel_SX.B1"], "kernel_SX.B2":["kernel_SX.B2"]}}, "kernel_TopOut":{"debug":[{"filename":"a.cl", "line":257}], "loop_hierachy":{"kernel_TopOut__no_loop":["kernel_TopOut.B0", "kernel_TopOut.B1"], "kernel_TopOut.B2":["kernel_TopOut.B2", "kernel_TopOut.B3", "kernel_TopOut.B4"], "kernel_TopOut.B3":["kernel_TopOut.B3", "kernel_TopOut.B5", "kernel_TopOut.B6"], "kernel_TopOut.B5":["kernel_TopOut.B5", "kernel_TopOut.B7", "kernel_TopOut.B8"], "kernel_TopOut.B7":["kernel_TopOut.B7"]}}, "kernel_DA":{"debug":[{"filename":"a.cl", "line":75}], "loop_hierachy":{"kernel_DA__no_loop":["kernel_DA.B0", "kernel_DA.B1"], "kernel_DA.B2":["kernel_DA.B2", "kernel_DA.B3", "kernel_DA.B4"], "kernel_DA.B3":["kernel_DA.B3", "kernel_DA.B6", "kernel_DA.B5"], "kernel_DA.B6":["kernel_DA.B6"]}}, "kernel_DX":{"debug":[{"filename":"a.cl", "line":155}], "loop_hierachy":{"kernel_DX__no_loop":["kernel_DX.B0", "kernel_DX.B1"], "kernel_DX.B2":["kernel_DX.B2", "kernel_DX.B3", "kernel_DX.B4"], "kernel_DX.B3":["kernel_DX.B3", "kernel_DX.B6", "kernel_DX.B5"], "kernel_DX.B6":["kernel_DX.B6"]}}, "kernel_DRightOut":{"debug":[{"filename":"a.cl", "line":399}], "loop_hierachy":{"kernel_DRightOut__no_loop":["kernel_DRightOut.B0", "kernel_DRightOut.B1"], "kernel_DRightOut.B2":["kernel_DRightOut.B2", "kernel_DRightOut.B3", "kernel_DRightOut.B4"], "kernel_DRightOut.B3":["kernel_DRightOut.B3", "kernel_DRightOut.B6", "kernel_DRightOut.B5"], "kernel_DRightOut.B6":["kernel_DRightOut.B6", "kernel_DRightOut.B7", "kernel_DRightOut.B8"], "kernel_DRightOut.B7":["kernel_DRightOut.B7"]}}, "kernel_DTopOut":{"debug":[{"filename":"a.cl", "line":436}], "loop_hierachy":{"kernel_DTopOut__no_loop":["kernel_DTopOut.B0", "kernel_DTopOut.B1"], "kernel_DTopOut.B2":["kernel_DTopOut.B2", "kernel_DTopOut.B3", "kernel_DTopOut.B4"], "kernel_DTopOut.B3":["kernel_DTopOut.B3", "kernel_DTopOut.B6", "kernel_DTopOut.B5"], "kernel_DTopOut.B6":["kernel_DTopOut.B6"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_DA", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"kernel_DRightOut", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":399}]]}, {"name":"kernel_DTopOut", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":436}]]}, {"name":"kernel_DX", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":155}]]}, {"name":"kernel_SA", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"kernel_SX", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":188}]]}, {"name":"kernel_TopOut", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":257}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_DA", "data":[7144, 10668, 34, 0, 22], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"kernel_DRightOut", "data":[5394, 13716, 0, 1.5, 124], "debug":[[{"filename":"a.cl", "line":399}]]}, {"name":"kernel_DTopOut", "data":[2595, 5392, 0, 1.5, 62], "debug":[[{"filename":"a.cl", "line":436}]]}, {"name":"kernel_DX", "data":[3617, 5980, 20, 7, 32], "debug":[[{"filename":"a.cl", "line":155}]]}, {"name":"kernel_SA", "data":[1977, 2729, 0, 0, 13], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"kernel_SX", "data":[1731, 2928, 32, 1.5, 18], "debug":[[{"filename":"a.cl", "line":188}]]}, {"name":"kernel_TopOut", "data":[6078, 7696, 82, 32, 142], "debug":[[{"filename":"a.cl", "line":257}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[28536, 49109, 168, 43, 413]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1804, 4199, 36, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[66, 9540, 81, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[164906, 235367, 684, 43, 413], "data_percent":[19.3008, 13.7738, 25.2119, 2.89855]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"a.cl", "line":97}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"a.cl", "line":100}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_a10 -no-interleaving=default -g a.cl -o a.aocx"],"name":"Command"},{"data":["Wed Dec 13 23:09:48 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[247.00 ,494.00]    ,"details":[    {      "type":"text","text":"1x clock fmax is limited 2x clock. Higher 1x clock fmax could be achieved without the 2x clock."     }]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[27840.9 ,58609 ,166 ,47 ,367  ]  },  {"name":"kernel_DA","data":[5494.6 ,11269 ,34 ,0 ,65]  },  {"name":"kernel_DRightOut","data":[9376.9 ,20929 ,0 ,2 ,80]  },  {"name":"kernel_DTopOut","data":[2752.6 ,5688 ,0 ,1 ,40]  },  {"name":"kernel_DX","data":[2684.2 ,4601 ,19 ,10 ,26]  },  {"name":"kernel_SA","data":[759.1 ,1456 ,0 ,0 ,3]  },  {"name":"kernel_SX","data":[1087.4 ,2339 ,32 ,2 ,5]  },  {"name":"kernel_TopOut","data":[5686.1 ,12327 ,81 ,32 ,148]  }]}}';
var fileJSON=[{"path":"/home/u146242/t2sp/t2s/tests/performance/gbmv/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp/t2s/tests/performance/gbmv/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s[32]; } _cga;\012typedef struct { float s; } _cga__1;\012channel _cga _DA_SA_channel __attribute__((depth(256))) ;\012channel _cga _SA_MV_channel __attribute__((depth(256))) ;\012channel float _DX_SX_channel __attribute__((depth(256))) ;\012channel _cga__1 _SX_fX_channel __attribute__((depth(256))) ;\012channel _cga__1 _TopOut_DTopOut_channel __attribute__((depth(256))) ;\012channel _cga _RightOut_DRightOut_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_DA\012#define __address_space__A_fX_serializer_c0_mem_channel __global\012#define __address_space__A_fX_serializer_c1_mem_channel __global\012__kernel void kernel_DA(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_fX_serializer_c0_mem_channel const float *restrict _A_fX_serializer_c0_mem_channel,\012 __address_space__A_fX_serializer_c1_mem_channel const float *restrict _A_fX_serializer_c1_mem_channel)\012{\012 _cga _DA_SA_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 13;\012 for (int _DA_s0_k = 0; _DA_s0_k < 0 + _0; _DA_s0_k++)\012 {\012  int _1 = _A_extent_0 >> 11;\012  for (int _DA_s0_i = 0; _DA_s0_i < 0 + _1; _DA_s0_i++)\012  {\012   for (int _DA_s0_kkk_iii = 0; _DA_s0_kkk_iii < 0 + 524288; _DA_s0_kkk_iii++)\012   {\012    float _DA_temp[32];\012    #pragma unroll\012    for (int _DA_s0_vi_t = 0; _DA_s0_vi_t < 0 + 16; _DA_s0_vi_t++)\012    {\012     int _2 = _addr_temp;\012     float _3 = _A_fX_serializer_c0_mem_channel[_2];\012     _DA_temp[_DA_s0_vi_t] = _3;\012     int _4 = _addr_temp;\012     float _5 = _A_fX_serializer_c1_mem_channel[_4];\012     int _6 = _DA_s0_vi_t + 16;\012     _DA_temp[_6] = _5;\012     int _7 = _addr_temp;\012     int _8 = _7 + 1;\012     _addr_temp = _8;\012    } // for _DA_s0_vi_t\012    #pragma unroll\012    for (int _DA_s0_vi = 0; _DA_s0_vi < 0 + 32; _DA_s0_vi++)\012    {\012     float _9 = _DA_temp[_DA_s0_vi];\012     _DA_SA_channel_array.s[_DA_s0_vi] = _9;\012     (void)_DA_s0_vi;\012    } // for _DA_s0_vi\012    write_channel_intel(_DA_SA_channel, _DA_SA_channel_array);\012    (void)_DA_SA_channel_array;\012   } // for _DA_s0_kkk_iii\012  } // for _DA_s0_i\012 } // for _DA_s0_k\012} // kernel kernel_DA\012#undef __address_space__A_fX_serializer_c0_mem_channel\012#undef __address_space__A_fX_serializer_c1_mem_channel\012// Address spaces for kernel_SA\012__kernel void kernel_SA(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga _DA_SA_channel_array;\012 _cga _SA_MV_channel_array;\012 int _10 = _A_extent_1 >> 13;\012 for (int _SA_s0_k = 0; _SA_s0_k < 0 + _10; _SA_s0_k++)\012 {\012  int _11 = _A_extent_0 >> 11;\012  for (int _SA_s0_i = 0; _SA_s0_i < 0 + _11; _SA_s0_i++)\012  {\012   for (int _SA_s0_kkk_iii = 0; _SA_s0_kkk_iii < 0 + 524288; _SA_s0_kkk_iii++)\012   {\012    _cga __12 = read_channel_intel(_DA_SA_channel);\012    _DA_SA_channel_array = __12;\012    (void)__12;\012    #pragma unroll\012    for (int _SA_s0_vi = 0; _SA_s0_vi < 0 + 32; _SA_s0_vi++)\012    {\012     float __13 = _DA_SA_channel_array.s[_SA_s0_vi];\012     _SA_MV_channel_array.s[_SA_s0_vi] = __13;\012     (void)_SA_s0_vi;\012    } // for _SA_s0_vi\012    write_channel_intel(_SA_MV_channel, _SA_MV_channel_array);\012    (void)_SA_MV_channel_array;\012   } // for _SA_s0_kkk_iii\012  } // for _SA_s0_i\012 } // for _SA_s0_k\012} // kernel kernel_SA\012// Address spaces for kernel_DX\012#define __address_space__X_fX_serializer_mem_channel __global\012__kernel void kernel_DX(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_fX_serializer_mem_channel const float *restrict _X_fX_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _14 = _A_extent_1 >> 13;\012 for (int _DX_s0_k = 0; _DX_s0_k < 0 + _14; _DX_s0_k++)\012 {\012  int _15 = _A_extent_0 >> 11;\012  for (int _DX_s0_i = 0; _DX_s0_i < 0 + _15; _DX_s0_i++)\012  {\012   for (int _DX_s0_kkk = 0; _DX_s0_kkk < 0 + 8192; _DX_s0_kkk++)\012   {\012    int _16 = _addr_temp;\012    int _17 = _A_extent_0 >> 11;\012    int _18 = _17 * 8192;\012    int _19 = _16 / _18;\012    int _20 = _19 * 8192;\012    int _21 = _16 & 8191;\012    int _22 = _20 + _21;\012    float _23 = _X_fX_serializer_mem_channel[_22];\012    write_channel_intel(_DX_SX_channel, _23);\012    (void)_23;\012    int _24 = _16 + 1;\012    _addr_temp = _24;\012   } // for _DX_s0_kkk\012  } // for _DX_s0_i\012 } // for _DX_s0_k\012} // kernel kernel_DX\012#undef __address_space__X_fX_serializer_mem_channel\012// Address spaces for kernel_SX\012__kernel void kernel_SX(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga__1 _SX_fX_channel_array;\012 int _25 = _A_extent_1 >> 13;\012 int _26 = _A_extent_0 >> 11;\012 int _27 = _25 * _26;\012 int _SX_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump)) _SX_DB_0_ibuffer[2][8192];\012 _SX_cycle_temp = 516096;\012 int _28 = _A_extent_1 >> 13;\012 int _29 = _A_extent_0 >> 11;\012 int _30 = _28 * _29;\012 int _31 = _30 * 524288;\012 int _32 = _31 + 524288;\012 for (int _SX_s0_outermost_loop = 0; _SX_s0_outermost_loop < 0 + _32; _SX_s0_outermost_loop++)\012 {\012  int _33 = _SX_cycle_temp;\012  int _34 = _33 & 524287;\012  bool _35 = 516096 <= _34;\012  int _36 = _33 >> 19;\012  bool _37 = _36 < _27;\012  bool _38 = _35 && _37;\012  if (_38)\012  {\012   float __39 = read_channel_intel(_DX_SX_channel);\012   int _40 = _SX_cycle_temp;\012   int _41 = _40 >> 19;\012   int _42 = _41 & 1;\012   bool _43 = (bool)(_42);\012   int _44 = _40 & 524287;\012   int _45 = _44 & 8191;\012   _SX_DB_0_ibuffer[_43][_45] = __39;\012  } // if _38\012  int _46 = _SX_cycle_temp;\012  int _47 = _46 >> 19;\012  bool _48 = _47 <= _27;\012  bool _49 = 524287 < _46;\012  bool _50 = _48 && _49;\012  if (_50)\012  {\012   int _51 = _SX_cycle_temp;\012   int _52 = _51 >> 19;\012   int _53 = _52 & 1;\012   bool _54 = (bool)(_53);\012   bool _55 = !(_54);\012   int _56 = _51 >> 6;\012   int _57 = _56 & 8191;\012   float _58 = _SX_DB_0_ibuffer[_55][_57];\012   _SX_fX_channel_array.s = _58;\012   (void)_58;\012  } // if _50\012  int _59 = _SX_cycle_temp;\012  int _60 = _59 >> 19;\012  bool _61 = _60 <= _27;\012  bool _62 = 524287 < _59;\012  bool _63 = _61 && _62;\012  if (_63)\012  {\012   write_channel_intel(_SX_fX_channel, _SX_fX_channel_array);\012   (void)_SX_fX_channel_array;\012  } // if _63\012  int _64 = _SX_cycle_temp;\012  int _65 = _64 + 1;\012  _SX_cycle_temp = _65;\012 } // for _SX_s0_outermost_loop\012} // kernel kernel_SX\012// Address spaces for kernel_TopOut\012__kernel void kernel_TopOut(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 // produce RightOut\012 // produce MV\012 float _MV_shreg[65][32];\012 // produce fX\012 float _fX_shreg;\012 _cga__1 _TopOut_DTopOut_channel_array;\012 _cga _RightOut_DRightOut_channel_array;\012 _cga _SA_MV_channel_array;\012 _cga__1 _SX_fX_channel_array;\012 int _66 = _A_extent_1 >> 13;\012 for (int _fX_s0_k = 0; _fX_s0_k < 0 + _66; _fX_s0_k++)\012 {\012  int _67 = _A_extent_0 >> 11;\012  for (int _fX_s0_i = 0; _fX_s0_i < 0 + _67; _fX_s0_i++)\012  {\012   for (int _fX_s0_kkk = 0; _fX_s0_kkk < 0 + 8192; _fX_s0_kkk++)\012   {\012    for (int _fX_s0_iii = 0; _fX_s0_iii < 0 + 64; _fX_s0_iii++)\012    {\012     #pragma unroll\012     for (int _dummy_s0_vi = 0; _dummy_s0_vi < 0 + 32; _dummy_s0_vi++)\012     {\012      #pragma unroll\012      for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 64; _dummy__1_s0_l0++)\012      {\012       int _68 = 64 - _dummy__1_s0_l0;\012       int _69 = 63 - _dummy__1_s0_l0;\012       float _71 = _MV_shreg[_69][_dummy_s0_vi];\012       _MV_shreg[_68][_dummy_s0_vi] = _71;\012       (void)_71;\012      } // for _dummy__1_s0_l0\012     } // for _dummy_s0_vi\012     _cga __72 = read_channel_intel(_SA_MV_channel);\012     _SA_MV_channel_array = __72;\012     (void)__72;\012     _cga__1 __73 = read_channel_intel(_SX_fX_channel);\012     _SX_fX_channel_array = __73;\012     (void)__73;\012     #pragma unroll\012     for (int _fX_s0_vi = 0; _fX_s0_vi < 0 + 32; _fX_s0_vi++)\012     {\012      float _74;\012      bool _75 = _fX_s0_vi == 0;\012      if (_75)\012      {\012       _74 = _SX_fX_channel_array.s;\012      } // if _75\012      else\012      {\012       float _77 = _fX_shreg;\012       _74 = _77;\012      } // if _75 else\012      float _78 = _74;\012      _fX_shreg = _78;\012      (void)_78;\012      float _80 = _fX_shreg;\012      float _81 = __fpga_reg(__fpga_reg(_80));\012      _fX_shreg = _81;\012      (void)_81;\012      float _82;\012      bool _83 = _fX_s0_iii == 63;\012      bool _84 = _fX_s0_vi == 31;\012      bool _85 = _83 && _84;\012      bool _86 = _fX_s0_kkk == 0;\012      bool _87 = _85 || _86;\012      if (_87)\012      {\012       float _88 = float_from_bits(0 /* 0 */);\012       _82 = _88;\012      } // if _87\012      else\012      {\012       float _89;\012       bool _90 = _fX_s0_vi == 31;\012       if (_90)\012       {\012        int _91 = _fX_s0_vi + -31;\012        float _93 = _MV_shreg[63][_91];\012        _89 = _93;\012       } // if _90\012       else\012       {\012        int _94 = _fX_s0_vi + 1;\012        float _96 = _MV_shreg[64][_94];\012        _89 = _96;\012       } // if _90 else\012       float _97 = _89;\012       _82 = _97;\012      } // if _87 else\012      float _98 = _82;\012      float __99 = _SA_MV_channel_array.s[_fX_s0_vi];\012      float _101 = _fX_shreg;\012      float _102 = __99 * _101;\012      float _103 = _98 + _102;\012      _MV_shreg[0][_fX_s0_vi] = _103;\012      (void)_103;\012      float _104;\012      bool _105 = _fX_s0_vi == 0;\012      bool _106 = _fX_s0_iii == 0;\012      bool _107 = _105 && _106;\012      if (_107)\012      {\012       float _108 = float_from_bits(0 /* 0 */);\012       _104 = _108;\012      } // if _107\012      else\012      {\012       float _110 = _MV_shreg[0][_fX_s0_vi];\012       _104 = _110;\012      } // if _107 else\012      float _111 = _104;\012      _RightOut_DRightOut_channel_array.s[_fX_s0_vi] = _111;\012      (void)_fX_s0_vi;\012      bool _112 = _fX_s0_vi == 0;\012      bool _113 = _fX_s0_iii == 0;\012      bool _114 = _112 && _113;\012      if (_114)\012      {\012       float _116 = _MV_shreg[0][0];\012       _TopOut_DTopOut_channel_array.s = _116;\012       (void)_116;\012      } // if _114\012     } // for _fX_s0_vi\012     bool _117 = _fX_s0_kkk == 8191;\012     if (_117)\012     {\012      write_channel_intel(_RightOut_DRightOut_channel, _RightOut_DRightOut_channel_array);\012      (void)_RightOut_DRightOut_channel_array;\012     } // if _117\012    } // for _fX_s0_iii\012    write_channel_intel(_TopOut_DTopOut_channel, _TopOut_DTopOut_channel_array);\012    (void)_TopOut_DTopOut_channel_array;\012   } // for _fX_s0_kkk\012  } // for _fX_s0_i\012 } // for _fX_s0_k\012} // kernel kernel_TopOut\012// Address spaces for kernel_DRightOut\012#define __address_space__DRightOut __global\012__kernel void kernel_DRightOut(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__DRightOut float *restrict _DRightOut)\012{\012 _cga _RightOut_DRightOut_channel_array;\012 int _118 = _A_extent_1 >> 13;\012 for (int _DRightOut_s0_k = 0; _DRightOut_s0_k < 0 + _118; _DRightOut_s0_k++)\012 {\012  int _119 = _A_extent_0 >> 11;\012  for (int _DRightOut_s0_i = 0; _DRightOut_s0_i < 0 + _119; _DRightOut_s0_i++)\012  {\012   for (int _DRightOut_s0_iii = 0; _DRightOut_s0_iii < 0 + 64; _DRightOut_s0_iii++)\012   {\012    _cga __120 = read_channel_intel(_RightOut_DRightOut_channel);\012    _RightOut_DRightOut_channel_array = __120;\012    (void)__120;\012    for (int _DRightOut_s0_vi = 0; _DRightOut_s0_vi < 0 + 32; _DRightOut_s0_vi++)\012    {\012     float __121 = _RightOut_DRightOut_channel_array.s[_DRightOut_s0_vi];\012     int _122 = _A_extent_0 >> 11;\012     int _123 = _122 * _DRightOut_s0_k;\012     int _124 = _123 * 2048;\012     int _125 = _DRightOut_s0_i * 2048;\012     int _126 = _DRightOut_s0_iii * 32;\012     int _127 = _126 + _DRightOut_s0_vi;\012     int _128 = _125 + _127;\012     int _129 = _124 + _128;\012     _DRightOut[_129] = __121;\012    } // for _DRightOut_s0_vi\012   } // for _DRightOut_s0_iii\012  } // for _DRightOut_s0_i\012 } // for _DRightOut_s0_k\012} // kernel kernel_DRightOut\012#undef __address_space__DRightOut\012// Address spaces for kernel_DTopOut\012#define __address_space__DTopOut __global\012__kernel void kernel_DTopOut(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__DTopOut float *restrict _DTopOut)\012{\012 _cga__1 _TopOut_DTopOut_channel_array;\012 int _130 = _A_extent_1 >> 13;\012 for (int _DTopOut_s0_k = 0; _DTopOut_s0_k < 0 + _130; _DTopOut_s0_k++)\012 {\012  int _131 = _A_extent_0 >> 11;\012  for (int _DTopOut_s0_i = 0; _DTopOut_s0_i < 0 + _131; _DTopOut_s0_i++)\012  {\012   for (int _DTopOut_s0_kkk = 0; _DTopOut_s0_kkk < 0 + 8192; _DTopOut_s0_kkk++)\012   {\012    _cga__1 __132 = read_channel_intel(_TopOut_DTopOut_channel);\012    _TopOut_DTopOut_channel_array = __132;\012    (void)__132;\012    int _133 = _A_extent_0 >> 11;\012    int _134 = _133 * _DTopOut_s0_k;\012    int _135 = _134 * 8192;\012    int _136 = _DTopOut_s0_i * 8192;\012    int _137 = _136 + _DTopOut_s0_kkk;\012    int _138 = _135 + _137;\012    _DTopOut[_138] = _TopOut_DTopOut_channel_array.s;\012   } // for _DTopOut_s0_kkk\012  } // for _DTopOut_s0_i\012 } // for _DTopOut_s0_k\012} // kernel kernel_DTopOut\012#undef __address_space__DTopOut\012\012"}];
