#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000002a46f21b1d0 .scope module, "cpu" "cpu" 2 27;
 .timescale -9 -9;
RS_000002a46f6401d8 .resolv tri, v000002a46f227880_0, v000002a46f6831e0_0, v000002a46f251760_0, v000002a46f251620_0, L_000002a46f2513a0, L_000002a46f2536a0;
v000002a46f250b80_0 .net8 "Bus", 31 0, RS_000002a46f6401d8;  6 drivers
o000002a46f642068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40 .array "RF_reg", 10 0;
v000002a46f250f40_0 .net v000002a46f250f40 0, 4 0, o000002a46f642068; 0 drivers
o000002a46f642098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_1 .net v000002a46f250f40 1, 4 0, o000002a46f642098; 0 drivers
o000002a46f6420c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_2 .net v000002a46f250f40 2, 4 0, o000002a46f6420c8; 0 drivers
v000002a46f250f40_3 .net v000002a46f250f40 3, 4 0, v000002a46f251800_0; 1 drivers
o000002a46f6420f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_4 .net v000002a46f250f40 4, 4 0, o000002a46f6420f8; 0 drivers
o000002a46f642128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_5 .net v000002a46f250f40 5, 4 0, o000002a46f642128; 0 drivers
o000002a46f642158 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_6 .net v000002a46f250f40 6, 4 0, o000002a46f642158; 0 drivers
o000002a46f642188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_7 .net v000002a46f250f40 7, 4 0, o000002a46f642188; 0 drivers
o000002a46f6421b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_8 .net v000002a46f250f40 8, 4 0, o000002a46f6421b8; 0 drivers
o000002a46f6421e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_9 .net v000002a46f250f40 9, 4 0, o000002a46f6421e8; 0 drivers
o000002a46f642218 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002a46f250f40_10 .net v000002a46f250f40 10, 4 0, o000002a46f642218; 0 drivers
L_000002a46f684028 .functor BUFT 1, C4<zzz>, C4<0>, C4<0>, C4<0>;
v000002a46f251b20_0 .net *"_ivl_135", 2 0, L_000002a46f684028;  1 drivers
o000002a46f642278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002a46f2519e0_0 name=_ivl_137
v000002a46f2507c0_0 .var "clk", 0 0;
v000002a46f250d60_0 .net "ctrl_wire", 31 0, L_000002a46f255220;  1 drivers
v000002a46f250ea0 .array "data_wire", 31 0;
v000002a46f250ea0_0 .net v000002a46f250ea0 0, 31 0, v000002a46f6824c0_0; 1 drivers
v000002a46f250ea0_1 .net v000002a46f250ea0 1, 31 0, v000002a46f21c750_0; 1 drivers
v000002a46f250ea0_2 .net v000002a46f250ea0 2, 31 0, v000002a46f21bd50_0; 1 drivers
v000002a46f250ea0_3 .net v000002a46f250ea0 3, 31 0, v000002a46f682880_0; 1 drivers
v000002a46f250ea0_4 .net v000002a46f250ea0 4, 31 0, v000002a46f683640_0; 1 drivers
v000002a46f250ea0_5 .net v000002a46f250ea0 5, 31 0, v000002a46f6826a0_0; 1 drivers
v000002a46f250ea0_6 .net v000002a46f250ea0 6, 31 0, v000002a46f252200_0; 1 drivers
o000002a46f6422d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_7 .net v000002a46f250ea0 7, 31 0, o000002a46f6422d8; 0 drivers
o000002a46f642308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_8 .net v000002a46f250ea0 8, 31 0, o000002a46f642308; 0 drivers
o000002a46f642338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_9 .net v000002a46f250ea0 9, 31 0, o000002a46f642338; 0 drivers
o000002a46f642368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_10 .net v000002a46f250ea0 10, 31 0, o000002a46f642368; 0 drivers
o000002a46f642398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_11 .net v000002a46f250ea0 11, 31 0, o000002a46f642398; 0 drivers
o000002a46f6423c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_12 .net v000002a46f250ea0 12, 31 0, o000002a46f6423c8; 0 drivers
o000002a46f6423f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_13 .net v000002a46f250ea0 13, 31 0, o000002a46f6423f8; 0 drivers
o000002a46f642428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_14 .net v000002a46f250ea0 14, 31 0, o000002a46f642428; 0 drivers
o000002a46f642458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_15 .net v000002a46f250ea0 15, 31 0, o000002a46f642458; 0 drivers
o000002a46f642488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_16 .net v000002a46f250ea0 16, 31 0, o000002a46f642488; 0 drivers
o000002a46f6424b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_17 .net v000002a46f250ea0 17, 31 0, o000002a46f6424b8; 0 drivers
o000002a46f6424e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_18 .net v000002a46f250ea0 18, 31 0, o000002a46f6424e8; 0 drivers
o000002a46f642518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_19 .net v000002a46f250ea0 19, 31 0, o000002a46f642518; 0 drivers
o000002a46f642548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_20 .net v000002a46f250ea0 20, 31 0, o000002a46f642548; 0 drivers
o000002a46f642578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_21 .net v000002a46f250ea0 21, 31 0, o000002a46f642578; 0 drivers
o000002a46f6425a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_22 .net v000002a46f250ea0 22, 31 0, o000002a46f6425a8; 0 drivers
o000002a46f6425d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_23 .net v000002a46f250ea0 23, 31 0, o000002a46f6425d8; 0 drivers
o000002a46f642608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_24 .net v000002a46f250ea0 24, 31 0, o000002a46f642608; 0 drivers
o000002a46f642638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_25 .net v000002a46f250ea0 25, 31 0, o000002a46f642638; 0 drivers
o000002a46f642668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_26 .net v000002a46f250ea0 26, 31 0, o000002a46f642668; 0 drivers
o000002a46f642698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_27 .net v000002a46f250ea0 27, 31 0, o000002a46f642698; 0 drivers
o000002a46f6426c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_28 .net v000002a46f250ea0 28, 31 0, o000002a46f6426c8; 0 drivers
o000002a46f6426f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_29 .net v000002a46f250ea0 29, 31 0, o000002a46f6426f8; 0 drivers
o000002a46f642728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_30 .net v000002a46f250ea0 30, 31 0, o000002a46f642728; 0 drivers
o000002a46f642758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a46f250ea0_31 .net v000002a46f250ea0 31, 31 0, o000002a46f642758; 0 drivers
v000002a46f250fe0_0 .var/i "i", 31 0;
L_000002a46f2520c0 .part L_000002a46f255220, 5, 1;
L_000002a46f250860 .part L_000002a46f255220, 28, 1;
L_000002a46f2511c0 .part L_000002a46f255220, 3, 2;
L_000002a46f251260 .part L_000002a46f255220, 27, 1;
L_000002a46f251300 .part L_000002a46f255220, 26, 1;
L_000002a46f2513a0 .concat8 [ 28 4 0 0], v000002a46f251e40_0, v000002a46f250cc0_0;
L_000002a46f254780 .part L_000002a46f255220, 9, 1;
L_000002a46f2543c0 .part L_000002a46f255220, 8, 1;
L_000002a46f254dc0 .part L_000002a46f255220, 6, 1;
L_000002a46f255360 .part L_000002a46f255220, 7, 1;
L_000002a46f255400 .part L_000002a46f255220, 12, 1;
L_000002a46f253c40 .part L_000002a46f255220, 11, 1;
L_000002a46f253f60 .part L_000002a46f255220, 10, 1;
L_000002a46f253a60 .part L_000002a46f255220, 29, 1;
L_000002a46f253b00 .part L_000002a46f255220, 31, 1;
L_000002a46f253600 .part L_000002a46f255220, 30, 1;
L_000002a46f2536a0 .concat8 [ 28 4 0 0], v000002a46f250a40_0, v000002a46f251a80_0;
L_000002a46f254b40 .part v000002a46f6824c0_0, 21, 5;
L_000002a46f254500 .part v000002a46f6824c0_0, 16, 5;
L_000002a46f254640 .part v000002a46f6824c0_0, 11, 5;
L_000002a46f2545a0 .part L_000002a46f255220, 13, 2;
L_000002a46f2546e0 .part L_000002a46f255220, 16, 1;
L_000002a46f253ec0 .part L_000002a46f255220, 15, 1;
L_000002a46f2539c0 .part L_000002a46f255220, 20, 3;
L_000002a46f254140 .part L_000002a46f255220, 17, 1;
L_000002a46f253ce0 .part L_000002a46f255220, 23, 2;
L_000002a46f254fa0 .part v000002a46f6824c0_0, 0, 6;
L_000002a46f254460 .part L_000002a46f255220, 19, 1;
L_000002a46f255040 .part L_000002a46f255220, 18, 1;
LS_000002a46f255220_0_0 .concat [ 3 2 1 1], L_000002a46f684028, v000002a46f682240_0, v000002a46f226700_0, v000002a46f6833c0_0;
LS_000002a46f255220_0_4 .concat [ 1 1 1 1], v000002a46f683b40_0, v000002a46f6822e0_0, v000002a46f682c40_0, v000002a46f682920_0;
LS_000002a46f255220_0_8 .concat [ 1 1 2 1], v000002a46f683aa0_0, v000002a46f682d80_0, v000002a46f6838c0_0, v000002a46f682ec0_0;
LS_000002a46f255220_0_12 .concat [ 1 1 1 1], v000002a46f6821a0_0, v000002a46f21c7f0_0, v000002a46f682b00_0, v000002a46f21be90_0;
LS_000002a46f255220_0_16 .concat [ 3 2 1 1], v000002a46f226ca0_0, v000002a46f21c110_0, o000002a46f642278, v000002a46f682ce0_0;
LS_000002a46f255220_0_20 .concat [ 1 1 1 1], v000002a46f683460_0, v000002a46f683820_0, v000002a46f683e60_0, v000002a46f6827e0_0;
LS_000002a46f255220_0_24 .concat [ 1 0 0 0], v000002a46f683c80_0;
LS_000002a46f255220_1_0 .concat [ 7 4 5 4], LS_000002a46f255220_0_0, LS_000002a46f255220_0_4, LS_000002a46f255220_0_8, LS_000002a46f255220_0_12;
LS_000002a46f255220_1_4 .concat [ 7 4 1 0], LS_000002a46f255220_0_16, LS_000002a46f255220_0_20, LS_000002a46f255220_0_24;
L_000002a46f255220 .concat [ 20 12 0 0], LS_000002a46f255220_1_0, LS_000002a46f255220_1_4;
S_000002a46f2fb880 .scope module, "my_ALU" "ALU" 2 154, 3 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /INPUT 1 "ALUOe";
    .port_info 4 /OUTPUT 32 "alu_out_real";
    .port_info 5 /OUTPUT 1 "Z";
v000002a46f225ee0_0 .net "A", 31 0, v000002a46f21c750_0;  alias, 1 drivers
v000002a46f226160_0 .net "ALUOe", 0 0, L_000002a46f254140;  1 drivers
v000002a46f227240_0 .net "B", 31 0, v000002a46f21bd50_0;  alias, 1 drivers
v000002a46f2265c0_0 .var "C", 31 0;
v000002a46f227740_0 .var "C_with_Z", 32 0;
v000002a46f226700_0 .var "Z", 0 0;
v000002a46f2267a0_0 .net "alu_ctrl", 2 0, L_000002a46f2539c0;  1 drivers
v000002a46f227880_0 .var "alu_out_real", 31 0;
E_000002a46f220fa0 .event negedge, v000002a46f226160_0;
E_000002a46f221720 .event posedge, v000002a46f226160_0;
E_000002a46f221420 .event anyedge, v000002a46f2267a0_0, v000002a46f225ee0_0, v000002a46f227240_0, v000002a46f227740_0;
S_000002a46f2fba10 .scope module, "my_ALUCU" "ALUCU" 2 163, 3 52 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 3 "alu_ctrl";
v000002a46f226ca0_0 .var "alu_ctrl", 2 0;
v000002a46f227600_0 .net "alu_op", 1 0, L_000002a46f253ce0;  1 drivers
v000002a46f2276a0_0 .net "func_code", 5 0, L_000002a46f254fa0;  1 drivers
E_000002a46f220fe0 .event anyedge, v000002a46f227600_0, v000002a46f2276a0_0;
S_000002a46f1fed50 .scope module, "my_ALUsaveA" "ALUsaveA" 2 169, 3 73 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "AWr";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002a46f21c250_0 .net "AWr", 0 0, L_000002a46f254460;  1 drivers
v000002a46f21c430_0 .net8 "in", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f21c750_0 .var "out", 31 0;
E_000002a46f221020 .event posedge, v000002a46f21c250_0;
S_000002a46f1feee0 .scope module, "my_ALUsaveB" "ALUsaveB" 2 175, 3 82 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "BWr";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002a46f21bc10_0 .net "BWr", 0 0, L_000002a46f255040;  1 drivers
v000002a46f21bcb0_0 .net8 "in", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f21bd50_0 .var "out", 31 0;
E_000002a46f2211a0 .event posedge, v000002a46f21bc10_0;
S_000002a46f1c23b0 .scope module, "my_CU" "CU" 2 37, 4 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MCU_in";
    .port_info 2 /INPUT 1 "ALU_Z";
    .port_info 3 /OUTPUT 1 "PCOeH";
    .port_info 4 /OUTPUT 1 "PCOeL";
    .port_info 5 /OUTPUT 1 "PCWr";
    .port_info 6 /OUTPUT 1 "IRWr";
    .port_info 7 /OUTPUT 1 "ImmOeH";
    .port_info 8 /OUTPUT 1 "ImmOeL";
    .port_info 9 /OUTPUT 2 "ExtSel";
    .port_info 10 /OUTPUT 2 "ALUOp";
    .port_info 11 /OUTPUT 1 "AWr";
    .port_info 12 /OUTPUT 1 "BWr";
    .port_info 13 /OUTPUT 1 "ALUOe";
    .port_info 14 /OUTPUT 1 "RegOe";
    .port_info 15 /OUTPUT 1 "RegWr";
    .port_info 16 /OUTPUT 2 "RegSel";
    .port_info 17 /OUTPUT 1 "MARWr";
    .port_info 18 /OUTPUT 1 "MemRd";
    .port_info 19 /OUTPUT 1 "MemWr";
    .port_info 20 /OUTPUT 1 "MDRSrc";
    .port_info 21 /OUTPUT 1 "MDROe";
    .port_info 22 /OUTPUT 1 "MDRWr";
    .port_info 23 /OUTPUT 1 "MemOe";
v000002a46f21c7f0_0 .var "ALUOe", 0 0;
v000002a46f21c110_0 .var "ALUOp", 1 0;
v000002a46f21bdf0_0 .net "ALU_Z", 0 0, L_000002a46f2520c0;  1 drivers
v000002a46f21be90_0 .var "AWr", 0 0;
v000002a46f682b00_0 .var "BWr", 0 0;
v000002a46f682240_0 .var "ExtSel", 1 0;
v000002a46f683820_0 .var "IRWr", 0 0;
v000002a46f683460_0 .var "ImmOeH", 0 0;
v000002a46f682ce0_0 .var "ImmOeL", 0 0;
v000002a46f682d80_0 .var "MARWr", 0 0;
v000002a46f683d20_0 .net "MCU_in", 31 0, v000002a46f6824c0_0;  alias, 1 drivers
v000002a46f6822e0_0 .var "MDROe", 0 0;
v000002a46f682c40_0 .var "MDRSrc", 0 0;
v000002a46f683b40_0 .var "MDRWr", 0 0;
v000002a46f6833c0_0 .var "MemOe", 0 0;
v000002a46f683aa0_0 .var "MemRd", 0 0;
v000002a46f682920_0 .var "MemWr", 0 0;
v000002a46f683500_0 .var "OP_code", 31 0;
v000002a46f683c80_0 .var "PCOeH", 0 0;
v000002a46f6827e0_0 .var "PCOeL", 0 0;
v000002a46f683e60_0 .var "PCWr", 0 0;
v000002a46f6821a0_0 .var "RegOe", 0 0;
v000002a46f6838c0_0 .var "RegSel", 1 0;
v000002a46f682ec0_0 .var "RegWr", 0 0;
v000002a46f682e20_0 .net "clk", 0 0, v000002a46f2507c0_0;  1 drivers
v000002a46f683f00_0 .var/i "ex", 31 0;
v000002a46f682060_0 .var/i "period", 31 0;
E_000002a46f221620 .event negedge, v000002a46f682e20_0;
E_000002a46f221ba0 .event posedge, v000002a46f682e20_0;
S_000002a46f1c1e30 .scope module, "my_DM" "DM" 2 119, 5 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "DM_addr";
    .port_info 1 /INPUT 1 "DM_r";
    .port_info 2 /INPUT 1 "DM_w";
    .port_info 3 /INPUT 32 "data_write";
    .port_info 4 /OUTPUT 32 "data_read";
v000002a46f682f60_0 .net "DM_addr", 31 0, v000002a46f682880_0;  alias, 1 drivers
v000002a46f682100_0 .net "DM_r", 0 0, L_000002a46f253c40;  1 drivers
v000002a46f683000_0 .net "DM_w", 0 0, L_000002a46f253f60;  1 drivers
v000002a46f6826a0_0 .var "data_read", 31 0;
v000002a46f683dc0_0 .net "data_write", 31 0, v000002a46f683640_0;  alias, 1 drivers
v000002a46f6830a0_0 .var/i "i", 31 0;
v000002a46f682ba0 .array "memory", 255 0, 31 0;
E_000002a46f2211e0 .event posedge, v000002a46f683000_0;
E_000002a46f2214e0 .event posedge, v000002a46f682100_0;
S_000002a46f1c1fc0 .scope module, "my_DM_out_ctrl" "DM_out_ctrl" 2 99, 5 45 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "MemOe";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002a46f683140_0 .net "MemOe", 0 0, L_000002a46f254dc0;  1 drivers
v000002a46f682420_0 .net "in", 31 0, v000002a46f6826a0_0;  alias, 1 drivers
v000002a46f6831e0_0 .var "out", 31 0;
v000002a46f682740_0 .var "save", 31 0;
E_000002a46f221260 .event negedge, v000002a46f683140_0;
E_000002a46f2217a0 .event posedge, v000002a46f683140_0;
E_000002a46f221520 .event anyedge, v000002a46f6826a0_0;
S_000002a46f1be080 .scope module, "my_IR" "IR" 2 65, 6 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "IRWr";
    .port_info 2 /INPUT 32 "IR_in";
    .port_info 3 /OUTPUT 32 "IRout";
v000002a46f682380_0 .net "IRWr", 0 0, L_000002a46f250860;  1 drivers
v000002a46f683280_0 .net8 "IR_in", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f6824c0_0 .var "IRout", 31 0;
v000002a46f682a60_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
S_000002a46f1be210 .scope module, "my_MAR" "MAR" 2 112, 5 61 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MAR_IN";
    .port_info 2 /INPUT 1 "MARWr";
    .port_info 3 /OUTPUT 32 "MAR_OUT";
v000002a46f683be0_0 .net "MARWr", 0 0, L_000002a46f255400;  1 drivers
v000002a46f682600_0 .net8 "MAR_IN", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f682880_0 .var "MAR_OUT", 31 0;
v000002a46f683960_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
v000002a46f683320_0 .var "save", 31 0;
E_000002a46f2215e0 .event anyedge, v000002a46f227880_0;
S_000002a46f1bbe60 .scope module, "my_MDR" "MDR" 2 105, 5 75 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MDR_IN";
    .port_info 2 /INPUT 1 "MDRWr";
    .port_info 3 /OUTPUT 32 "MDR_OUT";
v000002a46f682560_0 .net "MDRWr", 0 0, L_000002a46f255360;  1 drivers
v000002a46f6835a0_0 .net "MDR_IN", 31 0, v000002a46f252200_0;  alias, 1 drivers
v000002a46f683640_0 .var "MDR_OUT", 31 0;
v000002a46f6829c0_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
v000002a46f683780_0 .var "save", 31 0;
E_000002a46f221a60 .event anyedge, v000002a46f6835a0_0;
S_000002a46f1bbff0 .scope module, "my_MDR_out_ctrl" "MDR_out_ctrl" 2 93, 5 91 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "MDROe";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002a46f683a00_0 .net "MDROe", 0 0, L_000002a46f2543c0;  1 drivers
v000002a46f6836e0_0 .net "in", 31 0, v000002a46f683640_0;  alias, 1 drivers
v000002a46f251760_0 .var "out", 31 0;
v000002a46f252340_0 .var "save", 31 0;
E_000002a46f2224e0 .event negedge, v000002a46f683a00_0;
E_000002a46f222660 .event posedge, v000002a46f683a00_0;
E_000002a46f222120 .event anyedge, v000002a46f683dc0_0;
S_000002a46f1b2e40 .scope module, "my_PC" "PC" 2 127, 7 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "PCWr";
    .port_info 2 /INPUT 1 "PCOeH";
    .port_info 3 /INPUT 1 "PCOeL";
    .port_info 4 /INPUT 32 "pcin";
    .port_info 5 /OUTPUT 32 "testpc";
    .port_info 6 /OUTPUT 4 "pcouth";
    .port_info 7 /OUTPUT 28 "pcoutl";
v000002a46f251ee0_0 .net "PCOeH", 0 0, L_000002a46f253b00;  1 drivers
v000002a46f252160_0 .net "PCOeL", 0 0, L_000002a46f253600;  1 drivers
v000002a46f250e00_0 .net "PCWr", 0 0, L_000002a46f253a60;  1 drivers
v000002a46f2509a0_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
v000002a46f251580_0 .net8 "pcin", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f251a80_0 .var "pcouth", 3 0;
v000002a46f250a40_0 .var "pcoutl", 27 0;
v000002a46f250540_0 .var "pctemp", 31 0;
v000002a46f2522a0_0 .var "testpc", 31 0;
E_000002a46f222b20 .event negedge, v000002a46f252160_0;
E_000002a46f2227e0 .event negedge, v000002a46f251ee0_0;
E_000002a46f222960 .event posedge, v000002a46f252160_0;
E_000002a46f223760 .event posedge, v000002a46f251ee0_0;
S_000002a46f1b2fd0 .scope module, "my_RF" "RF" 2 145, 8 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "RF_Wdata";
    .port_info 2 /INPUT 5 "RF_reg";
    .port_info 3 /INPUT 1 "RF_Oe";
    .port_info 4 /INPUT 1 "RF_w";
    .port_info 5 /OUTPUT 32 "RF_Rdata";
v000002a46f2514e0_0 .net "RF_Oe", 0 0, L_000002a46f2546e0;  1 drivers
v000002a46f251620_0 .var "RF_Rdata", 31 0;
v000002a46f251bc0_0 .net8 "RF_Wdata", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f251080 .array "RF_memory", 31 0, 31 0;
v000002a46f250c20_0 .net "RF_reg", 4 0, v000002a46f251800_0;  alias, 1 drivers
v000002a46f251d00_0 .net "RF_w", 0 0, L_000002a46f253ec0;  1 drivers
v000002a46f251120_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
v000002a46f250900_0 .var/i "j", 31 0;
E_000002a46f222e60 .event negedge, v000002a46f2514e0_0;
S_000002a46f253360 .scope module, "my_mux_DM" "mux_DM" 2 85, 9 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "mux_in1";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "mux_in2";
    .port_info 3 /INPUT 1 "mux_ctrl";
    .port_info 4 /OUTPUT 32 "mux_out";
v000002a46f2516c0_0 .net "clk", 0 0, v000002a46f2507c0_0;  alias, 1 drivers
v000002a46f251da0_0 .net "mux_ctrl", 0 0, L_000002a46f254780;  1 drivers
v000002a46f251c60_0 .net8 "mux_in1", 31 0, RS_000002a46f6401d8;  alias, 6 drivers
v000002a46f251f80_0 .net "mux_in2", 31 0, v000002a46f6826a0_0;  alias, 1 drivers
v000002a46f252200_0 .var "mux_out", 31 0;
S_000002a46f253040 .scope module, "my_mux_reg" "mux_reg" 2 137, 9 12 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "mux_in1";
    .port_info 1 /INPUT 5 "mux_in2";
    .port_info 2 /INPUT 5 "mux_in3";
    .port_info 3 /INPUT 2 "mux_ctrl";
    .port_info 4 /OUTPUT 5 "mux_out";
v000002a46f2505e0_0 .net "mux_ctrl", 1 0, L_000002a46f2545a0;  1 drivers
v000002a46f2523e0_0 .net "mux_in1", 4 0, L_000002a46f254b40;  1 drivers
v000002a46f250680_0 .net "mux_in2", 4 0, L_000002a46f254500;  1 drivers
v000002a46f252020_0 .net "mux_in3", 4 0, L_000002a46f254640;  1 drivers
v000002a46f251800_0 .var "mux_out", 4 0;
E_000002a46f222ee0 .event anyedge, v000002a46f2505e0_0, v000002a46f2523e0_0, v000002a46f250680_0, v000002a46f252020_0;
S_000002a46f252d20 .scope module, "my_sigext" "sigext" 2 76, 10 1 0, S_000002a46f21b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 2 "extsel";
    .port_info 2 /INPUT 1 "ImmOeH";
    .port_info 3 /INPUT 1 "ImmOeL";
    .port_info 4 /OUTPUT 4 "out4";
    .port_info 5 /OUTPUT 28 "out28";
v000002a46f251940_0 .net "ImmOeH", 0 0, L_000002a46f251260;  1 drivers
v000002a46f251440_0 .net "ImmOeL", 0 0, L_000002a46f251300;  1 drivers
v000002a46f250720_0 .net "extsel", 1 0, L_000002a46f2511c0;  1 drivers
v000002a46f2518a0_0 .net "in", 31 0, v000002a46f6824c0_0;  alias, 1 drivers
v000002a46f250ae0_0 .var "out", 31 0;
v000002a46f251e40_0 .var "out28", 27 0;
v000002a46f250cc0_0 .var "out4", 3 0;
E_000002a46f223a60 .event negedge, v000002a46f251440_0;
E_000002a46f223460 .event negedge, v000002a46f251940_0;
E_000002a46f223020 .event posedge, v000002a46f251440_0;
E_000002a46f2230a0 .event posedge, v000002a46f251940_0;
E_000002a46f222f60 .event anyedge, v000002a46f250720_0, v000002a46f683d20_0;
    .scope S_000002a46f1c23b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683f00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000002a46f1c23b0;
T_1 ;
    %wait E_000002a46f221ba0;
    %load/vec4 v000002a46f682060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6827e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21be90_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6833c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683820_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v000002a46f683d20_0;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683e60_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6821a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21be90_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000002a46f683500_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6821a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6821a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683c80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683e60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000002a46f683500_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %jmp T_1.20;
T_1.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682d80_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.20;
T_1.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682d80_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %delay 2, 0;
    %load/vec4 v000002a46f21bdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6827e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21be90_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
T_1.22 ;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000002a46f683500_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %jmp T_1.26;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683b40_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.26;
T_1.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6821a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683b40_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.26;
T_1.25 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %load/vec4 v000002a46f682060_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000002a46f683500_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f6822e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f682920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f683e60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f683500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f682060_0, 0, 32;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a46f1c23b0;
T_2 ;
    %wait E_000002a46f221620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f6827e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f682240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f21c110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f21be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f21c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f6821a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682ec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a46f6838c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f682c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f6822e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f683b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f6833c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a46f1be080;
T_3 ;
    %wait E_000002a46f221ba0;
    %delay 2, 0;
    %load/vec4 v000002a46f682380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002a46f683280_0;
    %store/vec4 v000002a46f6824c0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a46f252d20;
T_4 ;
    %wait E_000002a46f222f60;
    %load/vec4 v000002a46f250720_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v000002a46f2518a0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a46f250ae0_0, 4, 16;
    %load/vec4 v000002a46f2518a0_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a46f250ae0_0, 4, 16;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a46f250ae0_0, 4, 16;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a46f250ae0_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a46f250ae0_0, 4, 6;
    %load/vec4 v000002a46f2518a0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a46f250ae0_0, 4, 26;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a46f252d20;
T_5 ;
    %wait E_000002a46f2230a0;
    %load/vec4 v000002a46f250ae0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v000002a46f250cc0_0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a46f252d20;
T_6 ;
    %wait E_000002a46f223020;
    %load/vec4 v000002a46f250ae0_0;
    %parti/s 28, 0, 2;
    %store/vec4 v000002a46f251e40_0, 0, 28;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a46f252d20;
T_7 ;
    %wait E_000002a46f223460;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000002a46f250cc0_0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a46f252d20;
T_8 ;
    %wait E_000002a46f223a60;
    %pushi/vec4 0, 268435455, 28;
    %store/vec4 v000002a46f251e40_0, 0, 28;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a46f253360;
T_9 ;
    %wait E_000002a46f221ba0;
    %delay 3, 0;
    %load/vec4 v000002a46f251da0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000002a46f251f80_0;
    %store/vec4 v000002a46f252200_0, 0, 32;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000002a46f251c60_0;
    %store/vec4 v000002a46f252200_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a46f1bbff0;
T_10 ;
    %wait E_000002a46f222120;
    %load/vec4 v000002a46f6836e0_0;
    %store/vec4 v000002a46f252340_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002a46f1bbff0;
T_11 ;
    %wait E_000002a46f222660;
    %load/vec4 v000002a46f252340_0;
    %store/vec4 v000002a46f251760_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a46f1bbff0;
T_12 ;
    %wait E_000002a46f2224e0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000002a46f251760_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a46f1c1fc0;
T_13 ;
    %wait E_000002a46f221520;
    %load/vec4 v000002a46f682420_0;
    %store/vec4 v000002a46f682740_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002a46f1c1fc0;
T_14 ;
    %wait E_000002a46f2217a0;
    %delay 1, 0;
    %load/vec4 v000002a46f682740_0;
    %store/vec4 v000002a46f6831e0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_000002a46f1c1fc0;
T_15 ;
    %wait E_000002a46f221260;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000002a46f6831e0_0, 0, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a46f1bbe60;
T_16 ;
    %wait E_000002a46f221a60;
    %load/vec4 v000002a46f6835a0_0;
    %store/vec4 v000002a46f683780_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002a46f1bbe60;
T_17 ;
    %wait E_000002a46f221ba0;
    %delay 4, 0;
    %load/vec4 v000002a46f682560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002a46f6835a0_0;
    %store/vec4 v000002a46f683640_0, 0, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a46f1be210;
T_18 ;
    %wait E_000002a46f2215e0;
    %load/vec4 v000002a46f682600_0;
    %store/vec4 v000002a46f683320_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002a46f1be210;
T_19 ;
    %wait E_000002a46f221ba0;
    %delay 2, 0;
    %load/vec4 v000002a46f683be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000002a46f682600_0;
    %store/vec4 v000002a46f682880_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002a46f1c1e30;
T_20 ;
    %pushi/vec4 69665, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 8595554, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 2351169560, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 2891907087, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 79915, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 270663681, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 2357198855, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 2357198856, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002a46f6830a0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000002a46f6830a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v000002a46f6830a0_0;
    %subi 16, 0, 32;
    %ix/getv/s 4, v000002a46f6830a0_0;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %load/vec4 v000002a46f6830a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f6830a0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000002a46f1c1e30;
T_21 ;
    %wait E_000002a46f2214e0;
    %load/vec4 v000002a46f682f60_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002a46f682ba0, 4;
    %store/vec4 v000002a46f6826a0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a46f1c1e30;
T_22 ;
    %wait E_000002a46f2211e0;
    %load/vec4 v000002a46f683dc0_0;
    %load/vec4 v000002a46f682f60_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002a46f682ba0, 4, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002a46f1b2e40;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f250540_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_000002a46f1b2e40;
T_24 ;
    %wait E_000002a46f221ba0;
    %delay 2, 0;
    %load/vec4 v000002a46f250e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000002a46f251580_0;
    %store/vec4 v000002a46f250540_0, 0, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002a46f1b2e40;
T_25 ;
    %wait E_000002a46f223760;
    %load/vec4 v000002a46f250540_0;
    %parti/s 4, 28, 6;
    %store/vec4 v000002a46f251a80_0, 0, 4;
    %jmp T_25;
    .thread T_25;
    .scope S_000002a46f1b2e40;
T_26 ;
    %wait E_000002a46f222960;
    %load/vec4 v000002a46f250540_0;
    %parti/s 28, 0, 2;
    %store/vec4 v000002a46f250a40_0, 0, 28;
    %jmp T_26;
    .thread T_26;
    .scope S_000002a46f1b2e40;
T_27 ;
    %wait E_000002a46f2227e0;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000002a46f251a80_0, 0, 4;
    %jmp T_27;
    .thread T_27;
    .scope S_000002a46f1b2e40;
T_28 ;
    %wait E_000002a46f222b20;
    %pushi/vec4 0, 268435455, 28;
    %store/vec4 v000002a46f250a40_0, 0, 28;
    %jmp T_28;
    .thread T_28;
    .scope S_000002a46f253040;
T_29 ;
    %wait E_000002a46f222ee0;
    %load/vec4 v000002a46f2505e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v000002a46f2523e0_0;
    %store/vec4 v000002a46f251800_0, 0, 5;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v000002a46f250680_0;
    %store/vec4 v000002a46f251800_0, 0, 5;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000002a46f252020_0;
    %store/vec4 v000002a46f251800_0, 0, 5;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002a46f1b2fd0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f250900_0, 0, 32;
T_30.0 ;
    %load/vec4 v000002a46f250900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_30.1, 5;
    %load/vec4 v000002a46f250900_0;
    %ix/getv/s 4, v000002a46f250900_0;
    %store/vec4a v000002a46f251080, 4, 0;
    %load/vec4 v000002a46f250900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f250900_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_000002a46f1b2fd0;
T_31 ;
    %wait E_000002a46f221ba0;
    %delay 2, 0;
    %load/vec4 v000002a46f251d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000002a46f251bc0_0;
    %load/vec4 v000002a46f250c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002a46f251080, 4, 0;
T_31.0 ;
    %load/vec4 v000002a46f2514e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000002a46f250c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a46f251080, 4;
    %store/vec4 v000002a46f251620_0, 0, 32;
T_31.2 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002a46f1b2fd0;
T_32 ;
    %wait E_000002a46f222e60;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000002a46f251620_0, 0, 32;
    %jmp T_32;
    .thread T_32;
    .scope S_000002a46f2fb880;
T_33 ;
    %wait E_000002a46f221420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f226700_0, 0, 1;
    %load/vec4 v000002a46f2267a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v000002a46f225ee0_0;
    %pad/u 33;
    %load/vec4 v000002a46f227240_0;
    %pad/u 33;
    %add;
    %store/vec4 v000002a46f227740_0, 0, 33;
    %load/vec4 v000002a46f227740_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %load/vec4 v000002a46f227740_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000002a46f226700_0, 0, 1;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v000002a46f225ee0_0;
    %pad/u 33;
    %load/vec4 v000002a46f227240_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000002a46f227740_0, 0, 33;
    %load/vec4 v000002a46f227740_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002a46f226700_0, 0, 1;
    %jmp T_33.8;
T_33.2 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %add;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %and;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %or;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %xor;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %cmp/u;
    %jmp/0xz  T_33.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
    %jmp T_33.10;
T_33.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f2265c0_0, 0, 32;
T_33.10 ;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v000002a46f225ee0_0;
    %load/vec4 v000002a46f227240_0;
    %cmp/e;
    %jmp/0xz  T_33.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a46f226700_0, 0, 1;
    %jmp T_33.12;
T_33.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f226700_0, 0, 1;
T_33.12 ;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000002a46f2fb880;
T_34 ;
    %wait E_000002a46f221720;
    %delay 1, 0;
    %load/vec4 v000002a46f2265c0_0;
    %store/vec4 v000002a46f227880_0, 0, 32;
    %jmp T_34;
    .thread T_34;
    .scope S_000002a46f2fb880;
T_35 ;
    %wait E_000002a46f220fa0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000002a46f227880_0, 0, 32;
    %jmp T_35;
    .thread T_35;
    .scope S_000002a46f2fba10;
T_36 ;
    %wait E_000002a46f220fe0;
    %load/vec4 v000002a46f227600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.2;
T_36.1 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %load/vec4 v000002a46f227600_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.3, 4;
    %load/vec4 v000002a46f2276a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %jmp T_36.12;
T_36.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a46f226ca0_0, 0, 3;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
T_36.3 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000002a46f1fed50;
T_37 ;
    %wait E_000002a46f221020;
    %delay 2, 0;
    %load/vec4 v000002a46f21c430_0;
    %store/vec4 v000002a46f21c750_0, 0, 32;
    %jmp T_37;
    .thread T_37;
    .scope S_000002a46f1feee0;
T_38 ;
    %wait E_000002a46f2211a0;
    %delay 2, 0;
    %load/vec4 v000002a46f21bcb0_0;
    %store/vec4 v000002a46f21bd50_0, 0, 32;
    %jmp T_38;
    .thread T_38;
    .scope S_000002a46f21b1d0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a46f2507c0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_000002a46f21b1d0;
T_40 ;
    %load/vec4 v000002a46f682060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %vpi_call 2 187 "$display", "----------" {0 0 0};
    %vpi_call 2 188 "$write", "reg[0-7]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a46f250fe0_0, 0, 32;
T_40.2 ;
    %load/vec4 v000002a46f250fe0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_40.3, 5;
    %vpi_call 2 190 "$write", &A<v000002a46f251080, v000002a46f250fe0_0 > {0 0 0};
    %load/vec4 v000002a46f250fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f250fe0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %vpi_call 2 192 "$display", " " {0 0 0};
    %vpi_call 2 193 "$write", "dm[16-23]" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002a46f250fe0_0, 0, 32;
T_40.4 ;
    %load/vec4 v000002a46f250fe0_0;
    %cmpi/s 23, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_40.5, 5;
    %vpi_call 2 195 "$write", &A<v000002a46f682ba0, v000002a46f250fe0_0 > {0 0 0};
    %load/vec4 v000002a46f250fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a46f250fe0_0, 0, 32;
    %jmp T_40.4;
T_40.5 ;
    %vpi_call 2 197 "$display", " " {0 0 0};
T_40.0 ;
    %delay 8, 0;
    %load/vec4 v000002a46f2507c0_0;
    %inv;
    %store/vec4 v000002a46f2507c0_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v000002a46f2507c0_0;
    %inv;
    %store/vec4 v000002a46f2507c0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_000002a46f21b1d0;
T_41 ;
    %delay 2100, 0;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_41;
    .scope S_000002a46f21b1d0;
T_42 ;
    %vpi_call 2 208 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 209 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a46f21b1d0 {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./MCU.v";
    "./DM.v";
    "./IR.v";
    "./pc.v";
    "./RF.v";
    "./mux.v";
    "./sigExt.v";
