
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004336                       # Number of seconds simulated
sim_ticks                                  4335568182                       # Number of ticks simulated
final_tick                               533906912436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294512                       # Simulator instruction rate (inst/s)
host_op_rate                                   381257                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 322052                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926596                       # Number of bytes of host memory used
host_seconds                                 13462.33                       # Real time elapsed on the host
sim_insts                                  3964815931                       # Number of instructions simulated
sim_ops                                    5132604199                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       563968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       337920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       555008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2444160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       430848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            430848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4406                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4336                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19095                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3366                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3366                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1358069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222457579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1299022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130079375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1269499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     77941341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1328546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128012749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               563746180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1358069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1299022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1269499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1328546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5255136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          99375210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               99375210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          99375210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1358069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222457579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1299022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130079375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1269499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     77941341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1328546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128012749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              663121390                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083556                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531188                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206219                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1277870                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193726                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299642                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083556                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036606                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524381                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633078                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9265326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5671646     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354991      3.83%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336330      3.63%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315979      3.41%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260297      2.81%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187328      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135967      1.47%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209600      2.26%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793188     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9265326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296580                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.614199                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476378                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1489987                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435254                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40381                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823323                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496504                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19938510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10483                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823323                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657994                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1031087                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       179067                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286970                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286882                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19344098                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          509                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156611                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79485                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26827310                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90105369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90105369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10032167                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3535                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           700027                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1892838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23579                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414837                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18030804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604457                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23369                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5700495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17403674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9265326                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.576249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3778838     40.78%     40.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718444     18.55%     59.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357049     14.65%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816981      8.82%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835514      9.02%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378429      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243254      2.63%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67289      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69528      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9265326                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20236     18.96%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22984     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008326     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200390      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545726     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848421      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604457                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.404674                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106711                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007307                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38604317                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23734950                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14711168                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46057                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       660480                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233044                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823323                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         935593                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19858                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1892838                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015011                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1813                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         13898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363222                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466997                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241232                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301452                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018872                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834455                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.381471                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233264                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200472                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884413                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.368972                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239201                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5796109                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8442003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3854498     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046913     24.25%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849907     10.07%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430477      5.10%     85.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451789      5.35%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225124      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154601      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88891      1.05%     95.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339803      4.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8442003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239201                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014324                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757710                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240450                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339803                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26137354                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36894459                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1131721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.039704                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.039704                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.961812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.961812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932107                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476792                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18721298                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3348256                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2916973                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219258                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1683193                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1618900                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          236778                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6750                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4081744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18592961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3348256                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1855678                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3942316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1020528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        525251                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2006920                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9349222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.296051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5406906     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          703189      7.52%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          348918      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          257722      2.76%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212675      2.27%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185337      1.98%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64466      0.69%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232152      2.48%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1937857     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9349222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.322039                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.788292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4227352                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       496976                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3808842                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19442                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796606                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       370762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20818783                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4941                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796606                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4404484                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         261197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        62343                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3649430                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175158                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20161486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84638                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26739423                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91847344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91847344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17599149                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9140258                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2564                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           442924                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3068220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       704461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18982040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16189905                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21979                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5438814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14862513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9349222                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.731685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3391947     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1989665     21.28%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       992814     10.62%     68.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1164555     12.46%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       881221      9.43%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       560595      6.00%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       241543      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71226      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55656      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9349222                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69155     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14596     15.43%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10873     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12719688     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129691      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1184      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2753337     17.01%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       586005      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16189905                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.557164                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94624                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41845632                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24423547                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15639119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16284529                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       852614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183877                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796606                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         176008                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10001                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18984614                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3068220                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       704461                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1370                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240349                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15844471                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2635477                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345431                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3205712                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2373360                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            570235                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523940                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15667816                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15639119                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9422258                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23285508                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.504189                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404640                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11786910                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13414545                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5570309                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217220                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8552616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.568473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.289502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4030613     47.13%     47.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1811621     21.18%     68.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       981313     11.47%     79.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358476      4.19%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308258      3.60%     87.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       136962      1.60%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       333872      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88212      1.03%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       503289      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8552616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11786910                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13414545                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2736190                       # Number of memory references committed
system.switch_cpus1.commit.loads              2215606                       # Number of loads committed
system.switch_cpus1.commit.membars               1202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2097270                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11717369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183049                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       503289                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27034064                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38767371                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1047825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11786910                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13414545                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11786910                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882084                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882084                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133679                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133679                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73335569                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20546283                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21437793                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus2.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3578133                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2914677                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       242274                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1470387                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1395912                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          378465                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10779                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3755482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19537994                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3578133                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1774377                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4333599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1244558                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        973209                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1840232                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     10062372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.401918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5728773     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          451634      4.49%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447179      4.44%     65.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          556386      5.53%     71.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          171013      1.70%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218676      2.17%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182852      1.82%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          167571      1.67%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2138288     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     10062372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344149                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.879187                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3938249                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       942145                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4143360                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        38858                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        999753                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       606241                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23299048                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1923                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        999753                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4115907                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          72230                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       664505                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          4002160                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       207810                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22501460                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        129409                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     31592482                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    104856500                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    104856500                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19630748                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11961734                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4171                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2219                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           569392                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2084848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1080569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9784                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       317554                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21149986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         17043466                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        35532                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7038046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     21263506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     10062372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.693782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.903738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3851787     38.28%     38.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2008777     19.96%     58.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1328599     13.20%     71.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       929946      9.24%     80.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       928907      9.23%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       443199      4.40%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       422650      4.20%     98.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67926      0.68%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80581      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     10062372                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         107938     75.78%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17433     12.24%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17068     11.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14240066     83.55%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       213153      1.25%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1947      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1689811      9.91%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       898489      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      17043466                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.639260                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142439                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008357                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44327275                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28192368                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16566908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      17185905                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20825                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       803363                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       267052                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        999753                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          45375                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5801                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21154179                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2084848                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1080569                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2204                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       147479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       135697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       283176                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16748557                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1575907                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       294909                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2443916                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2391882                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            868009                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.610896                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16586208                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16566908                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10756701                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30365322                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.593424                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354243                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11419277                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14076604                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7077611                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       244086                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      9062619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.553260                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3828602     42.25%     42.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2358088     26.02%     68.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       960071     10.59%     78.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       519918      5.74%     84.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       457856      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186393      2.06%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       207798      2.29%     94.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       122701      1.35%     95.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       421192      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      9062619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11419277                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14076604                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2095002                       # Number of memory references committed
system.switch_cpus2.commit.loads              1281485                       # Number of loads committed
system.switch_cpus2.commit.membars               1980                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2042875                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12671621                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       290926                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       421192                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29795434                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43309160                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 334675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11419277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14076604                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11419277                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.910482                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.910482                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.098319                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.098319                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        75183707                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       23022653                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21520783                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3976                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3320390                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2703029                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       222930                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1370922                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1285978                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350813                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9893                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3316692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18347769                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3320390                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1636791                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4038738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1197358                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1091346                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1623463                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9417007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.410485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5378269     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          354672      3.77%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286992      3.05%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          694376      7.37%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183669      1.95%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250811      2.66%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172978      1.84%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          100747      1.07%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1994493     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9417007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319359                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.764710                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3461673                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1076744                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3883946                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24732                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        969910                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       565434                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21977535                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1701                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        969910                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3714195                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         140210                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       571226                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3651097                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       370364                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21201954                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          497                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        148172                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29648761                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98995351                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98995351                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18206564                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11442177                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4561                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2783                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1037828                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1992153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1036047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21068                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       329060                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          20022062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15890123                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32679                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6881888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21192431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9417007                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.687386                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889554                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3554780     37.75%     37.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1936145     20.56%     58.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1245465     13.23%     71.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       933535      9.91%     81.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       813664      8.64%     90.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       421106      4.47%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       362450      3.85%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71339      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78523      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9417007                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94240     69.52%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20795     15.34%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20514     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13206012     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221656      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1774      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1587667      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873014      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15890123                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.528330                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135551                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008531                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41365480                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26908730                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15483221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16025674                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60521                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       786079                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       262780                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        969910                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84939                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9185                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20026629                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1992153                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1036047                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2756                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       261838                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15638729                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1487101                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251391                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2337664                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2203450                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            850563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504151                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15493769                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15483221                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10069665                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28610837                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489194                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351953                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10669060                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13113532                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6913175                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226652                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8447097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.552431                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.123246                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3526759     41.75%     41.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2227162     26.37%     68.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899661     10.65%     78.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517608      6.13%     84.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412833      4.89%     89.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       172282      2.04%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       202147      2.39%     94.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100560      1.19%     95.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       388085      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8447097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10669060                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13113532                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1979336                       # Number of memory references committed
system.switch_cpus3.commit.loads              1206069                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1881089                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11819366                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267382                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       388085                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28085537                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           41023993                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 980040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10669060                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13113532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10669060                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.974505                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.974505                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.026163                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.026163                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70359595                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21381335                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20269155                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.754093                       # Cycle average of tags in use
system.l20.total_refs                            4473                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551609                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.344972                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.833806                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.294128                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.281188                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008486                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005535                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943934                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999520                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2933                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2934                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           19                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7507                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7553                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           28                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 28                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7535                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7581                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7535                       # number of overall misses
system.l20.overall_misses::total                 7581                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9172866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1253474868                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1262647734                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4581276                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4581276                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9172866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1258056144                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1267229010                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9172866                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1258056144                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1267229010                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10440                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10487                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10487                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10487                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719061                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720225                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.595745                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.595745                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718509                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719670                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718509                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719670                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166974.139869                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167171.684629                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       163617                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       163617                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166961.664764                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167158.555600                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166961.664764                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167158.555600                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 718                       # number of writebacks
system.l20.writebacks::total                      718                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7507                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7553                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           28                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            28                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7535                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7581                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7535                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7581                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8649340                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1168019980                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1176669320                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4262629                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4262629                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8649340                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1172282609                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1180931949                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8649340                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1172282609                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1180931949                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719061                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720225                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719670                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719670                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188029.130435                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155590.779273                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155788.338409                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 152236.750000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 152236.750000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 188029.130435                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155578.315727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155775.220815                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 188029.130435                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155578.315727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155775.220815                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4465                       # number of replacements
system.l21.tagsinuse                       511.805219                       # Cycle average of tags in use
system.l21.total_refs                            2717                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4977                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545911                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.612765                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.777364                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.879808                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.535282                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010962                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913828                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067452                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999620                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1712                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1715                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             650                       # number of Writeback hits
system.l21.Writeback_hits::total                  650                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1732                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1735                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1732                       # number of overall hits
system.l21.overall_hits::total                   1735                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4398                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4442                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4406                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4450                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4406                       # number of overall misses
system.l21.overall_misses::total                 4450                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10559576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    624165678                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      634725254                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1300862                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1300862                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10559576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    625466540                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       636026116                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10559576                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    625466540                       # number of overall miss cycles
system.l21.overall_miss_latency::total      636026116                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6110                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          650                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              650                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6138                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6185                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6138                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6185                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721455                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.717823                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719483                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.717823                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719483                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 141920.345157                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 142891.772625                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 162607.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 162607.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 141957.907399                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 142927.217079                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 141957.907399                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 142927.217079                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 482                       # number of writebacks
system.l21.writebacks::total                      482                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4398                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4442                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4406                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4450                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4406                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4450                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    571913253                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    581955346                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    573119600                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    583161693                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    573119600                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    583161693                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721455                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719483                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719483                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130039.393588                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131012.009455                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 150793.375000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 150793.375000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 130077.076714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131047.571461                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 130077.076714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131047.571461                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2689                       # number of replacements
system.l22.tagsinuse                       511.505687                       # Cycle average of tags in use
system.l22.total_refs                            7009                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3200                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.190313                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.879913                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.724752                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   423.558656                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            72.342365                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019297                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.011181                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.827263                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.141294                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999035                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1820                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1821                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             967                       # number of Writeback hits
system.l22.Writeback_hits::total                  967                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           48                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1868                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1869                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1868                       # number of overall hits
system.l22.overall_hits::total                   1869                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2640                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2683                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2640                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2683                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2640                       # number of overall misses
system.l22.overall_misses::total                 2683                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19351805                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    402156690                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      421508495                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19351805                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    402156690                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       421508495                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19351805                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    402156690                       # number of overall miss cycles
system.l22.overall_miss_latency::total      421508495                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4460                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4504                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          967                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              967                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           48                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4508                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4552                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4508                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4552                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.591928                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.595693                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.585626                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.589411                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.585626                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.589411                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 450041.976744                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 152332.079545                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157103.427134                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 450041.976744                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 152332.079545                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157103.427134                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 450041.976744                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 152332.079545                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157103.427134                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 703                       # number of writebacks
system.l22.writebacks::total                      703                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2640                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2683                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2640                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2683                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2640                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2683                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     18863645                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    372059469                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    390923114                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     18863645                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    372059469                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    390923114                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     18863645                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    372059469                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    390923114                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.591928                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.595693                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.585626                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.589411                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.585626                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.589411                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 438689.418605                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140931.617045                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 145703.732389                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 438689.418605                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 140931.617045                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 145703.732389                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 438689.418605                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 140931.617045                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 145703.732389                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4433                       # number of replacements
system.l23.tagsinuse                       511.562924                       # Cycle average of tags in use
system.l23.total_refs                            4019                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4944                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.812905                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.366860                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.553380                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.611742                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            30.030942                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022201                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006940                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911351                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058654                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999146                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1563                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1564                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1783                       # number of Writeback hits
system.l23.Writeback_hits::total                 1783                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           57                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   57                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1620                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1621                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1620                       # number of overall hits
system.l23.overall_hits::total                   1621                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4335                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4380                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4336                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4381                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4336                       # number of overall misses
system.l23.overall_misses::total                 4381                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11409836                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    657013532                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      668423368                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11409836                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    657080123                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       668489959                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11409836                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    657080123                       # number of overall miss cycles
system.l23.overall_miss_latency::total      668489959                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5898                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5944                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1783                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1783                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           58                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5956                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6002                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5956                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6002                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.734995                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.736878                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.017241                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.017241                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.728005                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.729923                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.728005                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.729923                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 253551.911111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151560.214994                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152608.074886                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 253551.911111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151540.618773                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152588.440767                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 253551.911111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151540.618773                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152588.440767                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1463                       # number of writebacks
system.l23.writebacks::total                     1463                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4335                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4380                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4336                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4381                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4336                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4381                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10895985                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    607485133                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    618381118                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10895985                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    607540394                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    618436379                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10895985                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    607540394                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    618436379                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.734995                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.736878                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.728005                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.729923                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.728005                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.729923                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       242133                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140134.978777                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141182.903653                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       242133                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140115.404520                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141163.291258                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       242133                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140115.404520                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141163.291258                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.379820                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703472.278912                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.039699                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340121                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068974                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931698                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633006                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total           72                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13515548                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13515548                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13515548                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13515548                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13515548                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13515548                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187715.944444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187715.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187715.944444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9227631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9227631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9227631                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196332.574468                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10487                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371251                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10743                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16231.150610                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.388663                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.611337                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126609                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778464                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778464                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905073                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905073                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40816                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40816                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5081780334                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5081780334                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18631870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18631870                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5100412204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5100412204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5100412204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5100412204                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946070                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946070                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946070                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946070                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021067                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021067                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021067                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021067                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124504.614220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124504.614220                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102938.508287                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102938.508287                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124409.400785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124409.400785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124409.400785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124409.400785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30376                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30376                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30510                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10487                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10487                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1281907013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1281907013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4789476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4789476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1286696489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1286696489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1286696489                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1286696489                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122788.028065                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122788.028065                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 101903.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101903.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122694.430152                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122694.430152                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122694.430152                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122694.430152                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.414978                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913448176                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616722.435398                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.967991                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446987                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068859                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822832                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2006867                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2006867                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2006867                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2006867                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2006867                       # number of overall hits
system.cpu1.icache.overall_hits::total        2006867                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11560229                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11560229                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2006920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2006920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2006920                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2006920                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2006920                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2006920                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6138                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207123942                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6394                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32393.484830                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.735293                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.264707                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2394916                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2394916                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2912923                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2912923                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2912923                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2912923                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22859                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22859                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22859                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22859                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2842278160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2842278160                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2850375737                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2850375737                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2850375737                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2850375737                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2417685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2417685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2935782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2935782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2935782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2935782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124831.049234                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124831.049234                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124693.807122                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124693.807122                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124693.807122                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124693.807122                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu1.dcache.writebacks::total              650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16721                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    640672213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    640672213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    642263666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    642263666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    642263666                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    642263666                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104856.336007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104856.336007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104637.286738                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104637.286738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104637.286738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104637.286738                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.934565                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008172919                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1969087.732422                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.934565                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065600                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815600                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1840171                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1840171                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1840171                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1840171                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1840171                       # number of overall hits
system.cpu2.icache.overall_hits::total        1840171                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27646749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27646749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27646749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27646749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27646749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27646749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1840232                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1840232                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1840232                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1840232                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1840232                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1840232                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 453225.393443                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 453225.393443                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 453225.393443                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 453225.393443                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 453225.393443                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 453225.393443                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19479849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19479849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19479849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19479849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19479849                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19479849                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 442723.840909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 442723.840909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 442723.840909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 442723.840909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 442723.840909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 442723.840909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4508                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               149121706                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4764                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31301.785474                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.137239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.862761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.875536                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.124464                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1234634                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1234634                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       809211                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        809211                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2134                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1988                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1988                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2043845                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2043845                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2043845                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2043845                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9650                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          195                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9845                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9845                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9845                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9845                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1030830109                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1030830109                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6017095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6017095                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1036847204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1036847204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1036847204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1036847204                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1244284                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1244284                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       809406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       809406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1988                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1988                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2053690                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2053690                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2053690                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2053690                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007755                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007755                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004794                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004794                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004794                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004794                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106821.772953                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106821.772953                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30856.897436                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30856.897436                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105317.136008                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105317.136008                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105317.136008                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105317.136008                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu2.dcache.writebacks::total              967                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5190                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5190                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5337                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5337                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5337                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5337                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4460                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4460                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4508                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4508                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    422719215                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    422719215                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1018005                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1018005                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    423737220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    423737220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    423737220                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    423737220                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002195                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002195                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002195                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002195                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94780.093049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94780.093049                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21208.437500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21208.437500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93996.721384                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93996.721384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93996.721384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93996.721384                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.780977                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004840059                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932384.728846                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.780977                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068559                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828175                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1623395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1623395                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1623395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1623395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1623395                       # number of overall hits
system.cpu3.icache.overall_hits::total        1623395                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           68                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           68                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           68                       # number of overall misses
system.cpu3.icache.overall_misses::total           68                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16214095                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16214095                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16214095                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16214095                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16214095                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16214095                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1623463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1623463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1623463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1623463                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1623463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1623463                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 238442.573529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 238442.573529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 238442.573529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 238442.573529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 238442.573529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 238442.573529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11468645                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11468645                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11468645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11468645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11468645                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11468645                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 249318.369565                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 249318.369565                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 249318.369565                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 249318.369565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 249318.369565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 249318.369565                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5956                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158314351                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6212                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25485.246458                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.423661                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.576339                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884467                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115533                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1127929                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1127929                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768943                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2067                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2067                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1896872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1896872                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1896872                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1896872                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16231                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16231                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          517                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16748                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16748                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2234125998                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2234125998                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58316094                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58316094                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2292442092                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2292442092                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2292442092                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2292442092                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1144160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1144160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1913620                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1913620                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1913620                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1913620                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014186                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014186                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000672                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000672                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008752                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008752                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008752                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008752                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137645.616290                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137645.616290                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 112797.087041                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112797.087041                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136878.558156                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136878.558156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136878.558156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136878.558156                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       165005                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 82502.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1783                       # number of writebacks
system.cpu3.dcache.writebacks::total             1783                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10333                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          459                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10792                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10792                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10792                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10792                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5898                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5898                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5956                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5956                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    678293104                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    678293104                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       966933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       966933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    679260037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    679260037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    679260037                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    679260037                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115003.917260                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115003.917260                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16671.258621                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16671.258621                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114046.346038                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114046.346038                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114046.346038                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114046.346038                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
