-- VHDL for IBM SMS ALD page 16.14.08.1
-- Title: ADD OUTPUT TRANSLATOR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/29/2020 7:45:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_14_08_1_ADD_OUTPUT_TRANSLATOR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_Q0_DOT_ANY_SHIFT:	 in STD_LOGIC;
		PB_Q2_DOT_B0_OR_B1_SHIFT:	 in STD_LOGIC;
		PB_Q6_DOT_B2_OR_B3_SHIFT:	 in STD_LOGIC;
		PB_Q8_DOT_B0_SHIFT:	 in STD_LOGIC;
		PB_Q8_DOT_B1_SHIFT:	 in STD_LOGIC;
		PB_Q8_DOT_B2_OR_B3_SHIFT:	 in STD_LOGIC;
		PB_Q2_DOT_B2_OR_B3_SHIFT:	 in STD_LOGIC;
		PB_Q4_DOT_ANY_SHIFT:	 in STD_LOGIC;
		PB_Q6_DOT_B0_OR_B1_SHIFT:	 in STD_LOGIC;
		PB_ADDER_OUT_NOT_4_BIT:	 out STD_LOGIC;
		PB_ADDER_OUT_4_BIT:	 out STD_LOGIC);
end ALD_16_14_08_1_ADD_OUTPUT_TRANSLATOR_ACC;

architecture behavioral of ALD_16_14_08_1_ADD_OUTPUT_TRANSLATOR_ACC is 

	signal OUT_4B_A: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_4D_A: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_4B_A <= NOT(PB_Q0_DOT_ANY_SHIFT OR PB_Q2_DOT_B0_OR_B1_SHIFT OR PB_Q6_DOT_B2_OR_B3_SHIFT );
	OUT_2C_D <= NOT OUT_DOT_3C;
	OUT_4D_A <= NOT(PB_Q8_DOT_B0_SHIFT OR PB_Q8_DOT_B1_SHIFT OR PB_Q8_DOT_B2_OR_B3_SHIFT );
	OUT_4F_B <= NOT(PB_Q2_DOT_B2_OR_B3_SHIFT OR PB_Q4_DOT_ANY_SHIFT OR PB_Q6_DOT_B0_OR_B1_SHIFT );
	OUT_2F_E <= NOT OUT_4F_B;
	OUT_DOT_3C <= OUT_4B_A AND OUT_4D_A;

	PB_ADDER_OUT_NOT_4_BIT <= OUT_2C_D;
	PB_ADDER_OUT_4_BIT <= OUT_2F_E;


end;
