0.6
2019.1
May 24 2019
15:06:07
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/Clock_Divider_tb.v,1667846707,verilog,,,,Clock_Divider_tb,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/Duty_Cycler_tb.v,1667603524,verilog,,,,Duty_Cycler_tb,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/Sine_Gen_tb.v,1667851343,verilog,,,,Sine_Gen_tb,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v,1667850715,verilog,,X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v,,Clock_Divider,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v,1667772649,verilog,,X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_Gen.v,,Duty_Cycler,,,,,,,,
X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_Gen.v,1667851194,verilog,,X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/Sine_Gen_tb.v,,Sine_Gen,,,,,,,,
