
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   alu_inv_rs2 = 1'b0;
   rs2_rdata = 1'b0;
end 
