// Seed: 603038372
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3,
    input tri1 id_4
);
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11
);
  wire id_13 = id_5;
  assign id_4 = id_9;
  assign id_3 = (1);
  module_0(
      id_11, id_5, id_6, id_3, id_11
  );
  assign id_3 = 1'b0;
endmodule
