================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Feb 03 21:28:14 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              21149
FF:               23434
DSP:              2
BRAM:             51
URAM:             0
SRL:              643


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.316       |
| Post-Route     | 5.415       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                 | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                 | 21149 | 23434 | 2   | 51   |      |     |        |      |         |          |        |
|   (inst)                                                             | 16    | 221   |     |      |      |     |        |      |         |          |        |
|   A_m_axi_U                                                          | 524   | 741   |     | 1    |      |     |        |      |         |          |        |
|   C_m_axi_U                                                          | 666   | 971   |     | 1    |      |     |        |      |         |          |        |
|   control_s_axi_U                                                    | 162   | 181   |     |      |      |     |        |      |         |          |        |
|   denom_row_U                                                        |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3_fu_866     | 138   | 84    |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3_fu_866) | 115   | 82    |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891                     | 18802 | 19923 |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891)                 | 1252  | 1642  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U12                                        | 2149  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U13                                        | 2150  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U14                                        | 2150  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U15                                        | 2465  | 2340  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U16                                        | 2150  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U17                                        | 2149  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U18                                        | 2150  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U19                                        | 2150  | 2277  |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_993                     | 310   | 1097  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_993)                 | 289   | 1095  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                         |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125                    | 109   | 24    | 2   |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125)                | 57    | 22    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                         |       |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_24s_48_1_1_U248                                          |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_1_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_2_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_3_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_4_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_5_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_6_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_7_U                                                           |       |       |     |      |      |     |        |      |         |          |        |
|   rowC_U                                                             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U               |       |       |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 29.97% | OK     |
| FD                                                        | 50%       | 16.61% | OK     |
| LUTRAM+SRL                                                | 25%       | 2.57%  | OK     |
| CARRY8                                                    | 25%       | 19.09% | OK     |
| MUXF7                                                     | 15%       | 0.88%  | OK     |
| DSP                                                       | 80%       | 0.56%  | OK     |
| RAMB/FIFO                                                 | 80%       | 11.81% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.19%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 129    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.94   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                            | ENDPOINT PIN                                                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                           |                                                                           |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.585 | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C                      | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/R |            1 |        192 |          5.296 |          0.159 |        5.137 |
| Path2 | 4.585 | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C                      | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/R |            1 |        192 |          5.296 |          0.159 |        5.137 |
| Path3 | 4.595 | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK | rowC_7_U/ram_reg_0_7_20_20/SP/I                                           |           11 |         24 |          5.259 |          3.344 |        1.915 |
| Path4 | 4.619 | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C                      | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/R |            1 |        192 |          5.262 |          0.159 |        5.103 |
| Path5 | 4.642 | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK | rowC_6_U/ram_reg_0_7_20_20/SP/I                                           |           11 |         24 |          5.213 |          3.344 |        1.869 |
+-------+-------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_7_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_6_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_7_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_6_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_7_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_6_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_7_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_6_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_7_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0                                | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]                                           | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST           | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST               | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST            | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6                       | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1                     | CLB.LUT.LUT6           |
    | rowC_6_U/ram_reg_0_7_20_20/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/top_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/top_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


