CHIP A5Q2201801673 {
    IN L, C, G;    // Input signals
    OUT U;         // Output signal

    PARTS:

    // Gate 1: NOT gate for L
    Not(in=L, out=NotL);

    // Gate 2: AND gate for L AND C
    And(a=L, b=C, out=And1);

    // Gate 3: OR gate for NotL OR C
    Or(a=NotL, b=C, out=Or1);

    // Gate 4: OR gate for And1 OR Or1
    Or(a=And1, b=Or1, out=Or2);

    // Gate 5: NOT gate for G
    Not(in=G, out=NotG);

    // Gate 6: AND gate for NotG AND Or2
    And(a=NotG, b=Or2, out=U);
}
