<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p112" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_112{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_112{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_112{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_112{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_112{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t6_112{left:69px;bottom:1045px;}
#t7_112{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t8_112{left:95px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-1.05px;}
#t9_112{left:281px;bottom:1031px;letter-spacing:-0.13px;}
#ta_112{left:309px;bottom:1031px;letter-spacing:-0.15px;}
#tb_112{left:338px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tc_112{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_112{left:69px;bottom:988px;}
#te_112{left:95px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tf_112{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tg_112{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_112{left:69px;bottom:932px;}
#ti_112{left:95px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_112{left:95px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tk_112{left:95px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_112{left:69px;bottom:875px;}
#tm_112{left:95px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tn_112{left:95px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#to_112{left:95px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_112{left:69px;bottom:818px;}
#tq_112{left:95px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_112{left:95px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#ts_112{left:95px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_112{left:69px;bottom:762px;}
#tu_112{left:95px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_112{left:95px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tw_112{left:95px;bottom:732px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_112{left:69px;bottom:705px;}
#ty_112{left:95px;bottom:709px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tz_112{left:95px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.35px;}
#t10_112{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_112{left:69px;bottom:649px;}
#t12_112{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_112{left:95px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t14_112{left:69px;bottom:609px;}
#t15_112{left:95px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_112{left:95px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t17_112{left:95px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_112{left:69px;bottom:553px;}
#t19_112{left:95px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1a_112{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1b_112{left:95px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_112{left:95px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_112{left:69px;bottom:479px;}
#t1e_112{left:95px;bottom:483px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1f_112{left:95px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t1g_112{left:95px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1h_112{left:69px;bottom:423px;}
#t1i_112{left:95px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1j_112{left:95px;bottom:409px;letter-spacing:-0.18px;word-spacing:-1.32px;}
#t1k_112{left:302px;bottom:409px;letter-spacing:-0.1px;}
#t1l_112{left:331px;bottom:409px;letter-spacing:-0.13px;}
#t1m_112{left:359px;bottom:409px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1n_112{left:95px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_112{left:95px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_112{left:69px;bottom:349px;}
#t1q_112{left:95px;bottom:353px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1r_112{left:95px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1s_112{left:95px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1t_112{left:69px;bottom:293px;}
#t1u_112{left:95px;bottom:296px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1v_112{left:95px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_112{left:95px;bottom:255px;}
#t1x_112{left:121px;bottom:255px;letter-spacing:-0.16px;word-spacing:-0.31px;}
#t1y_112{left:95px;bottom:231px;}
#t1z_112{left:121px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.21px;}
#t20_112{left:121px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t21_112{left:95px;bottom:189px;}
#t22_112{left:121px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.31px;}
#t23_112{left:95px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_112{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_112{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_112{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_112{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts112" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg112Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg112" style="-webkit-user-select: none;"><object width="935" height="1210" data="112/112.svg" type="image/svg+xml" id="pdf112" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_112" class="t s1_112">4-6 </span><span id="t2_112" class="t s1_112">Vol. 3A </span>
<span id="t3_112" class="t s2_112">PAGING </span>
<span id="t4_112" class="t s3_112">supported, three bits in certain paging-structure entries select a memory type (used to determine type of </span>
<span id="t5_112" class="t s3_112">caching used) from the PAT (see Section 4.9.2). </span>
<span id="t6_112" class="t s4_112">• </span><span id="t7_112" class="t s3_112">PSE-36: page-size extensions with 40-bit physical-address extension. </span>
<span id="t8_112" class="t s3_112">If CPUID.01H:EDX.PSE-36 </span><span id="t9_112" class="t s3_112">[bit </span><span id="ta_112" class="t s3_112">17] </span><span id="tb_112" class="t s3_112">= 1, the PSE-36 mechanism is supported, indicating that translations using </span>
<span id="tc_112" class="t s3_112">4-MByte pages with 32-bit paging may produce physical addresses with up to 40 bits (see Section 4.3). </span>
<span id="td_112" class="t s4_112">• </span><span id="te_112" class="t s3_112">PCID: process-context identifiers. </span>
<span id="tf_112" class="t s3_112">If CPUID.01H:ECX.PCID [bit 17] = 1, CR4.PCIDE may be set to 1, enabling process-context identifiers (see </span>
<span id="tg_112" class="t s3_112">Section 4.10.1). </span>
<span id="th_112" class="t s4_112">• </span><span id="ti_112" class="t s3_112">SMEP: supervisor-mode execution prevention. </span>
<span id="tj_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0H):EBX.SMEP [bit 7] = 1, CR4.SMEP may be set to 1, enabling supervisor-mode </span>
<span id="tk_112" class="t s3_112">execution prevention (see Section 4.6). </span>
<span id="tl_112" class="t s4_112">• </span><span id="tm_112" class="t s3_112">SMAP: supervisor-mode access prevention. </span>
<span id="tn_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0H):EBX.SMAP [bit 20] = 1, CR4.SMAP may be set to 1, enabling supervisor-mode </span>
<span id="to_112" class="t s3_112">access prevention (see Section 4.6). </span>
<span id="tp_112" class="t s4_112">• </span><span id="tq_112" class="t s3_112">PKU: protection keys for user-mode pages. </span>
<span id="tr_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0H):ECX.PKU [bit 3] = 1, CR4.PKE may be set to 1, enabling protection keys for </span>
<span id="ts_112" class="t s3_112">user-mode pages (see Section 4.6). </span>
<span id="tt_112" class="t s4_112">• </span><span id="tu_112" class="t s3_112">OSPKE: enabling of protection keys for user-mode pages. </span>
<span id="tv_112" class="t s3_112">CPUID.(EAX=07H,ECX=0H):ECX.OSPKE [bit 4] returns the value of CR4.PKE. Thus, protection keys for user- </span>
<span id="tw_112" class="t s3_112">mode pages are enabled if this flag is 1 (see Section 4.6). </span>
<span id="tx_112" class="t s4_112">• </span><span id="ty_112" class="t s3_112">CET: control-flow enforcement technology. </span>
<span id="tz_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0H):ECX.CET_SS [bit 7] = 1, CR4.CET may be set to 1, enabling shadow-stack </span>
<span id="t10_112" class="t s3_112">pages (see Section 4.6). </span>
<span id="t11_112" class="t s4_112">• </span><span id="t12_112" class="t s3_112">LA57: 57-bit linear addresses and 5-level paging. </span>
<span id="t13_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0):ECX.LA57 [bit 16] = 1, CR4.LA57 may be set to 1, enabling 5-level paging. </span>
<span id="t14_112" class="t s4_112">• </span><span id="t15_112" class="t s3_112">PKS: protection keys for supervisor-mode pages. </span>
<span id="t16_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0H):ECX.PKS [bit 31] = 1, CR4.PKS may be set to 1, enabling protection keys for </span>
<span id="t17_112" class="t s3_112">supervisor-mode pages (see Section 4.6). </span>
<span id="t18_112" class="t s4_112">• </span><span id="t19_112" class="t s3_112">NX: execute disable. </span>
<span id="t1a_112" class="t s3_112">If CPUID.80000001H:EDX.NX [bit 20] = 1, IA32_EFER.NXE may be set to 1, allowing software to disable </span>
<span id="t1b_112" class="t s3_112">execute access to selected pages (see Section 4.6). (Processors that do not support CPUID function </span>
<span id="t1c_112" class="t s3_112">80000001H do not allow IA32_EFER.NXE to be set to 1.) </span>
<span id="t1d_112" class="t s4_112">• </span><span id="t1e_112" class="t s3_112">Page1GB: 1-GByte pages. </span>
<span id="t1f_112" class="t s3_112">If CPUID.80000001H:EDX.Page1GB [bit 26] = 1, 1-GByte pages may be supported with 4-level paging and 5- </span>
<span id="t1g_112" class="t s3_112">level paging (see Section 4.5). </span>
<span id="t1h_112" class="t s4_112">• </span><span id="t1i_112" class="t s3_112">LM: IA-32e mode support. </span>
<span id="t1j_112" class="t s3_112">If CPUID.80000001H:EDX.LM </span><span id="t1k_112" class="t s3_112">[bit </span><span id="t1l_112" class="t s3_112">29] </span><span id="t1m_112" class="t s3_112">= 1, IA32_EFER.LME may be set to 1, enabling IA-32e mode (with either </span>
<span id="t1n_112" class="t s3_112">4-level paging or 5-level paging). (Processors that do not support CPUID function 80000001H do not allow </span>
<span id="t1o_112" class="t s3_112">IA32_EFER.LME to be set to 1.) </span>
<span id="t1p_112" class="t s4_112">• </span><span id="t1q_112" class="t s3_112">CPUID.80000008H:EAX[7:0] reports the physical-address width supported by the processor. (For processors </span>
<span id="t1r_112" class="t s3_112">that do not support CPUID function 80000008H, the width is generally 36 if CPUID.01H:EDX.PAE [bit 6] = 1 </span>
<span id="t1s_112" class="t s3_112">and 32 otherwise.) This width is referred to as MAXPHYADDR. MAXPHYADDR is at most 52. </span>
<span id="t1t_112" class="t s4_112">• </span><span id="t1u_112" class="t s3_112">CPUID.80000008H:EAX[15:8] reports the linear-address width supported by the processor. Generally, this </span>
<span id="t1v_112" class="t s3_112">value is reported as follows: </span>
<span id="t1w_112" class="t s3_112">— </span><span id="t1x_112" class="t s3_112">If CPUID.80000001H:EDX.LM [bit 29] = 0, the value is reported as 32. </span>
<span id="t1y_112" class="t s3_112">— </span><span id="t1z_112" class="t s3_112">If CPUID.80000001H:EDX.LM [bit 29] = 1 and CPUID.(EAX=07H,ECX=0):ECX.LA57 [bit 16] = 0, the </span>
<span id="t20_112" class="t s3_112">value is reported as 48. </span>
<span id="t21_112" class="t s3_112">— </span><span id="t22_112" class="t s3_112">If CPUID.(EAX=07H,ECX=0):ECX.LA57 [bit 16] = 1, the value is reported as 57. </span>
<span id="t23_112" class="t s3_112">(Processors that do not support CPUID function 80000008H, support a linear-address width of 32.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
