v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43500 43900 1 0 0 AD7779.sym
{
T 48700 45250 5 10 0 0 0 0 1
device=AD7779
T 51300 48500 5 10 1 1 0 6 1
refdes=U6
T 48700 45450 5 10 0 0 0 0 1
footprint=QFN64_9x9
}
T 54000 40100 9 10 1 0 0 0 1
S A Burrows
T 50100 40700 9 10 1 0 0 0 1
ADC
T 50100 40400 9 10 1 0 0 0 1
ADC.sch
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 53900 40400 9 10 1 0 0 0 1
C
T 52800 40700 9 8 1 0 0 0 1
Reference: Analog Devices EVAL-AD7779FMCZ, Page 19 of 32
C 45100 48900 1 90 0 io-1.sym
{
T 45100 49700 5 10 0 1 90 0 1
net=AUX-:1
T 44500 49100 5 10 0 0 90 0 1
device=none
T 45000 49700 5 10 1 1 90 1 1
value=AUX-
}
C 44800 48900 1 90 0 io-1.sym
{
T 44800 49700 5 10 0 1 90 0 1
net=AUX+:1
T 44200 49100 5 10 0 0 90 0 1
device=none
T 44700 49700 5 10 1 1 90 1 1
value=AUX+
}
N 44700 48900 44700 48700 4
N 45000 48900 45000 48700 4
C 43300 48200 1 180 0 io-1.sym
{
T 42500 48200 5 10 0 1 180 0 1
net=AIN0-:1
T 43100 47600 5 10 0 0 180 0 1
device=none
T 42500 48100 5 10 1 1 180 1 1
value=AIN0-
}
C 43300 48000 1 180 0 io-1.sym
{
T 42500 48000 5 10 0 1 180 0 1
net=AIN0+:1
T 43100 47400 5 10 0 0 180 0 1
device=none
T 42500 47900 5 10 1 1 180 1 1
value=AIN0+
}
C 43300 47800 1 180 0 io-1.sym
{
T 42500 47800 5 10 0 1 180 0 1
net=AIN1-:1
T 43100 47200 5 10 0 0 180 0 1
device=none
T 42500 47700 5 10 1 1 180 1 1
value=AIN1-
}
C 43300 47600 1 180 0 io-1.sym
{
T 42500 47600 5 10 0 1 180 0 1
net=AIN1+:1
T 43100 47000 5 10 0 0 180 0 1
device=none
T 42500 47500 5 10 1 1 180 1 1
value=AIN1+
}
C 43300 47300 1 180 0 io-1.sym
{
T 42500 47300 5 10 0 1 180 0 1
net=AIN2+:1
T 43100 46700 5 10 0 0 180 0 1
device=none
T 42500 47200 5 10 1 1 180 1 1
value=AIN2+
}
C 43300 47100 1 180 0 io-1.sym
{
T 42500 47100 5 10 0 1 180 0 1
net=AIN2-:1
T 43100 46500 5 10 0 0 180 0 1
device=none
T 42500 47000 5 10 1 1 180 1 1
value=AIN2-
}
C 43300 46900 1 180 0 io-1.sym
{
T 42500 46900 5 10 0 1 180 0 1
net=AIN3+:1
T 43100 46300 5 10 0 0 180 0 1
device=none
T 42500 46800 5 10 1 1 180 1 1
value=AIN3+
}
C 43300 46700 1 180 0 io-1.sym
{
T 42500 46700 5 10 0 1 180 0 1
net=AIN3-:1
T 43100 46100 5 10 0 0 180 0 1
device=none
T 42500 46600 5 10 1 1 180 1 1
value=AIN3-
}
C 43300 46100 1 180 0 io-1.sym
{
T 42500 46100 5 10 0 1 180 0 1
net=AIN4+:1
T 43100 45500 5 10 0 0 180 0 1
device=none
T 42500 46000 5 10 1 1 180 1 1
value=AIN4+
}
C 43300 45900 1 180 0 io-1.sym
{
T 42500 45900 5 10 0 1 180 0 1
net=AIN4-:1
T 43100 45300 5 10 0 0 180 0 1
device=none
T 42500 45800 5 10 1 1 180 1 1
value=AIN4-
}
C 43300 45700 1 180 0 io-1.sym
{
T 42500 45700 5 10 0 1 180 0 1
net=AIN5+:1
T 43100 45100 5 10 0 0 180 0 1
device=none
T 42500 45600 5 10 1 1 180 1 1
value=AIN5+
}
C 43300 45500 1 180 0 io-1.sym
{
T 42500 45500 5 10 0 1 180 0 1
net=AIN5-:1
T 43100 44900 5 10 0 0 180 0 1
device=none
T 42500 45400 5 10 1 1 180 1 1
value=AIN5-
}
C 43300 45200 1 180 0 io-1.sym
{
T 42500 45200 5 10 0 1 180 0 1
net=AIN6-:1
T 43100 44600 5 10 0 0 180 0 1
device=none
T 42500 45100 5 10 1 1 180 1 1
value=AIN6-
}
C 43300 45000 1 180 0 io-1.sym
{
T 42500 45000 5 10 0 1 180 0 1
net=AIN6+:1
T 43100 44400 5 10 0 0 180 0 1
device=none
T 42500 44900 5 10 1 1 180 1 1
value=AIN6+
}
C 43300 44800 1 180 0 io-1.sym
{
T 42500 44800 5 10 0 1 180 0 1
net=AIN7+:1
T 43100 44200 5 10 0 0 180 0 1
device=none
T 42500 44700 5 10 1 1 180 1 1
value=AIN7+
}
C 43300 44600 1 180 0 io-1.sym
{
T 42500 44600 5 10 0 1 180 0 1
net=AIN7-:1
T 43100 44000 5 10 0 0 180 0 1
device=none
T 42500 44500 5 10 1 1 180 1 1
value=AIN7-
}
N 43300 48100 43500 48100 4
N 43300 47900 43500 47900 4
N 43300 47700 43500 47700 4
N 43300 47500 43500 47500 4
N 43300 47200 43500 47200 4
N 43300 47000 43500 47000 4
N 43300 46800 43500 46800 4
N 43300 46600 43500 46600 4
N 43300 46000 43500 46000 4
N 43300 45800 43500 45800 4
N 43300 45600 43500 45600 4
N 43300 45400 43500 45400 4
N 43300 45100 43500 45100 4
N 43300 44900 43500 44900 4
N 43300 44500 43500 44500 4
C 44600 43700 1 270 0 io-1.sym
{
T 44800 42300 5 10 0 1 90 0 1
net=AVSSX:1
T 45200 43500 5 10 0 0 270 0 1
device=none
T 44700 42300 5 10 1 1 90 1 1
value=AVSSX
}
N 44700 43900 44700 43700 4
C 51800 44600 1 0 0 io-1.sym
{
T 52600 44600 5 10 0 1 0 0 1
net=SDO:1
T 52000 45200 5 10 0 0 0 0 1
device=none
T 52600 44700 5 10 1 1 0 1 1
value=SDO
}
N 51600 44700 51800 44700 4
N 51600 44900 51800 44900 4
C 51800 44800 1 0 0 io-1.sym
{
T 52600 44800 5 10 0 1 0 0 1
net=SDI:1
T 52000 45400 5 10 0 0 0 0 1
device=none
T 52600 44900 5 10 1 1 0 1 1
value=SDI
}
N 51600 45100 51800 45100 4
C 51800 45000 1 0 0 io-1.sym
{
T 52600 45000 5 10 0 1 0 0 1
net=SCLK:1
T 52000 45600 5 10 0 0 0 0 1
device=none
T 52600 45100 5 10 1 1 0 1 1
value=SCLK
}
N 51600 45300 51800 45300 4
C 51800 45200 1 0 0 io-1.sym
{
T 52600 45200 5 10 0 1 0 0 1
net=ADC_CS:1
T 52000 45800 5 10 0 0 0 0 1
device=none
T 52600 45300 5 10 1 1 0 1 1
value=ADC_CS
}
C 51800 44400 1 0 0 io-1.sym
{
T 52600 44400 5 10 0 1 0 0 1
net=CONVST:1
T 52000 45000 5 10 0 0 0 0 1
device=none
T 52600 44500 5 10 1 1 0 1 1
value=CONVST
}
N 51600 44500 51800 44500 4
C 45100 43700 1 270 0 io-1.sym
{
T 45300 42300 5 10 0 1 90 0 1
net=AVDD4:1
T 45700 43500 5 10 0 0 270 0 1
device=none
T 45200 42300 5 10 1 1 90 1 1
value=AVDD4
}
N 45200 43900 45200 43700 4
N 45500 43900 45500 43700 4
C 45900 43700 1 270 0 io-1.sym
{
T 46100 42000 5 10 0 1 90 0 1
net=REF_OUT:1
T 46500 43500 5 10 0 0 270 0 1
device=none
T 46000 42000 5 10 1 1 90 1 1
value=REF_OUT
}
N 46000 43900 46000 43700 4
N 46600 43900 46600 43700 4
N 46900 43900 46900 43700 4
C 46200 43700 1 270 0 io-1.sym
{
T 46400 42400 5 10 0 1 90 0 1
net=VREF:1
T 46800 43500 5 10 0 0 270 0 1
device=none
T 46300 42400 5 10 1 1 90 1 1
value=VREF
}
N 46300 43900 46300 43700 4
N 47200 43900 47200 43700 4
C 47600 43700 1 270 0 io-1.sym
{
T 47800 42400 5 10 0 1 90 0 1
net=XTAL:1
T 48200 43500 5 10 0 0 270 0 1
device=none
T 47700 42400 5 10 1 1 90 1 1
value=XTAL
}
N 47700 43900 47700 43700 4
C 48900 43700 1 270 0 io-1.sym
{
T 49100 42200 5 10 0 1 90 0 1
net=MODE0:1
T 49500 43500 5 10 0 0 270 0 1
device=none
T 49000 42200 5 10 1 1 90 1 1
value=MODE0
}
C 49200 43700 1 270 0 io-1.sym
{
T 49400 42200 5 10 0 1 90 0 1
net=MODE1:1
T 49800 43500 5 10 0 0 270 0 1
device=none
T 49300 42200 5 10 1 1 90 1 1
value=MODE1
}
C 49500 43700 1 270 0 io-1.sym
{
T 49700 42200 5 10 0 1 90 0 1
net=MODE2:1
T 50100 43500 5 10 0 0 270 0 1
device=none
T 49600 42200 5 10 1 1 90 1 1
value=MODE2
}
C 49800 43700 1 270 0 io-1.sym
{
T 50000 42200 5 10 0 1 90 0 1
net=MODE3:1
T 50400 43500 5 10 0 0 270 0 1
device=none
T 49900 42200 5 10 1 1 90 1 1
value=MODE3
}
N 49000 43900 49000 43700 4
N 49300 43900 49300 43700 4
N 49600 43900 49600 43700 4
N 49900 43900 49900 43700 4
N 48500 43400 48500 43900 4
N 45300 48700 45300 48900 4
N 46200 48700 46200 48900 4
N 45600 48900 45600 48700 4
N 45900 48900 45900 48700 4
N 46500 48900 46500 48700 4
N 48000 48900 48000 48700 4
C 47200 48900 1 90 0 io-1.sym
{
T 47200 49700 5 10 0 1 90 0 1
net=AREG1CAP:1
T 46600 49100 5 10 0 0 90 0 1
device=none
T 47100 49700 5 10 1 1 90 1 1
value=AREG1CAP
}
N 46800 48900 46800 48700 4
C 47800 48900 1 90 0 io-1.sym
{
T 47800 49700 5 10 0 1 90 0 1
net=AREG2CAP:1
T 47200 49100 5 10 0 0 90 0 1
device=none
T 47700 49700 5 10 1 1 90 1 1
value=AREG2CAP
}
N 47400 48900 47400 48700 4
N 47700 48900 47700 48700 4
N 48300 48900 48300 48700 4
N 48600 50200 48600 48700 4
N 49500 48900 49500 48700 4
N 49800 48700 49800 50400 4
N 50400 48900 50400 48700 4
N 50400 50000 50100 50000 4
N 50100 50000 50100 48700 4
C 50500 48900 1 90 0 resistor-1.sym
{
T 50100 49200 5 10 0 0 90 0 1
device=RESISTOR
T 50700 48900 5 10 1 1 90 0 1
refdes=R10
T 50700 49500 5 10 1 1 90 0 1
value=0Ω
T 50500 48900 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 50400 50000 50400 49800 4
C 49300 48900 1 90 0 io-1.sym
{
T 49300 49700 5 10 0 1 90 0 1
net=DREGCAP:1
T 48700 49100 5 10 0 0 90 0 1
device=none
T 49400 49200 5 10 1 1 90 1 1
value=DREGCAP
}
N 49200 48900 49200 48700 4
C 49000 49700 1 180 0 gnd-1.sym
N 48900 48700 48900 49400 4
C 51800 47900 1 0 0 io-1.sym
{
T 52600 47900 5 10 0 1 0 0 1
net=RESET:1
T 52000 48500 5 10 0 0 0 0 1
device=none
T 52600 48000 5 10 1 1 0 1 1
value=RESET
}
C 51800 47600 1 0 0 io-1.sym
{
T 52600 47600 5 10 0 1 0 0 1
net=START:1
T 52000 48200 5 10 0 0 0 0 1
device=none
T 52600 47700 5 10 1 1 0 1 1
value=START
}
C 51800 47300 1 0 0 io-1.sym
{
T 52600 47300 5 10 0 1 0 0 1
net=DCLK:1
T 52000 47900 5 10 0 0 0 0 1
device=none
T 52600 47400 5 10 1 1 0 1 1
value=DCLK
}
C 51800 47000 1 0 0 io-1.sym
{
T 52600 47000 5 10 0 1 0 0 1
net=DRDY:1
T 52000 47600 5 10 0 0 0 0 1
device=none
T 52600 47100 5 10 1 1 0 1 1
value=DRDY
}
C 51800 46700 1 0 0 io-1.sym
{
T 52600 46700 5 10 0 1 0 0 1
net=DOUT0:1
T 52000 47300 5 10 0 0 0 0 1
device=none
T 52600 46800 5 10 1 1 0 1 1
value=DOUT0
}
C 51800 46400 1 0 0 io-1.sym
{
T 52600 46400 5 10 0 1 0 0 1
net=DOUT1:1
T 52000 47000 5 10 0 0 0 0 1
device=none
T 52600 46500 5 10 1 1 0 1 1
value=DOUT1
}
C 51800 46100 1 0 0 io-1.sym
{
T 52600 46100 5 10 0 1 0 0 1
net=DOUT2:1
T 52000 46700 5 10 0 0 0 0 1
device=none
T 52600 46200 5 10 1 1 0 1 1
value=DOUT2
}
C 51800 45800 1 0 0 io-1.sym
{
T 52600 45800 5 10 0 1 0 0 1
net=DOUT3:1
T 52000 46400 5 10 0 0 0 0 1
device=none
T 52600 45900 5 10 1 1 0 1 1
value=DOUT3
}
N 51800 45900 51600 45900 4
N 51800 46200 51600 46200 4
N 51800 46500 51600 46500 4
N 51800 46800 51600 46800 4
N 51800 47100 51600 47100 4
N 51800 47400 51600 47400 4
N 51800 47700 51600 47700 4
N 51800 48000 51600 48000 4
N 43500 46300 42100 46300 4
C 40200 48800 1 270 0 io-1.sym
{
T 40400 47400 5 10 0 1 90 0 1
net=AVDD1:1
T 40800 48600 5 10 0 0 270 0 1
device=none
T 40300 47400 5 10 1 1 90 1 1
value=AVDD1
}
C 41300 48800 1 270 0 io-1.sym
{
T 41500 47400 5 10 0 1 90 0 1
net=AVSSX:1
T 41900 48600 5 10 0 0 270 0 1
device=none
T 41400 47400 5 10 1 1 90 1 1
value=AVSSX
}
C 40400 48900 1 0 0 capacitor-1.sym
{
T 40600 49600 5 10 0 0 0 0 1
device=CAPACITOR
T 40600 49800 5 10 0 0 0 0 1
symversion=0.1
T 40400 48900 5 10 1 1 0 0 1
refdes=C24
T 40900 48900 5 10 1 1 0 0 1
value=1 μF
T 40400 48900 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 40400 49400 1 0 0 capacitor-1.sym
{
T 40600 50100 5 10 0 0 0 0 1
device=CAPACITOR
T 40600 50300 5 10 0 0 0 0 1
symversion=0.1
T 40400 49400 5 10 1 1 0 0 1
refdes=C25
T 40900 49400 5 10 1 1 0 0 1
value=0.1 μF
T 40400 49400 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 40400 49900 1 0 0 capacitor-1.sym
{
T 40600 50600 5 10 0 0 0 0 1
device=CAPACITOR
T 40600 50800 5 10 0 0 0 0 1
symversion=0.1
T 40400 49900 5 10 1 1 0 0 1
refdes=C26
T 40900 49900 5 10 1 1 0 0 1
value=1 μF
T 40400 49900 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 40400 50400 1 0 0 capacitor-1.sym
{
T 40600 51100 5 10 0 0 0 0 1
device=CAPACITOR
T 40600 51300 5 10 0 0 0 0 1
symversion=0.1
T 40400 50400 5 10 1 1 0 0 1
refdes=C27
T 40900 50400 5 10 1 1 0 0 1
value=0.1 μF
T 40400 50400 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 40300 48800 40300 50600 4
N 41400 48800 41400 50600 4
N 40400 49100 40300 49100 4
N 40400 49600 40300 49600 4
N 40400 50100 40300 50100 4
N 40400 50600 40300 50600 4
N 41300 50600 41400 50600 4
N 41300 50100 41400 50100 4
N 41300 49600 41400 49600 4
N 41300 49100 41400 49100 4
C 52900 50700 1 270 0 capacitor-1.sym
{
T 53600 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 53800 50500 5 10 0 0 270 0 1
symversion=0.1
T 52900 50700 5 10 1 1 270 0 1
refdes=C28
T 52900 50200 5 10 1 1 270 0 1
value=1 μF
T 52900 50700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 53400 50700 1 270 0 capacitor-1.sym
{
T 54100 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 54300 50500 5 10 0 0 270 0 1
symversion=0.1
T 53400 50700 5 10 1 1 270 0 1
refdes=C29
T 53400 50200 5 10 1 1 270 0 1
value=0.1 μF
T 53400 50700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 54000 50700 1 270 0 capacitor-1.sym
{
T 54700 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 54900 50500 5 10 0 0 270 0 1
symversion=0.1
T 54000 50700 5 10 1 1 270 0 1
refdes=C30
T 54000 50200 5 10 1 1 270 0 1
value=DNI
T 54000 50700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 54500 50700 1 270 0 capacitor-1.sym
{
T 55200 50500 5 10 0 0 270 0 1
device=CAPACITOR
T 55400 50500 5 10 0 0 270 0 1
symversion=0.1
T 54500 50700 5 10 1 1 270 0 1
refdes=C31
T 54500 50200 5 10 1 1 270 0 1
value=0.1 μF
T 54500 50700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 52800 50800 53600 50800 4
N 53100 50800 53100 50700 4
N 53600 50800 53600 50700 4
N 52800 49600 54700 49600 4
N 54700 49500 54700 49800 4
N 53600 49600 53600 49800 4
N 53100 49800 53100 49600 4
N 55000 50800 54200 50800 4
N 54200 50800 54200 50700 4
N 54700 50700 54700 50800 4
C 54000 49500 1 270 0 capacitor-1.sym
{
T 54700 49300 5 10 0 0 270 0 1
device=CAPACITOR
T 54900 49300 5 10 0 0 270 0 1
symversion=0.1
T 54000 49500 5 10 1 1 270 0 1
refdes=C32
T 54000 49000 5 10 1 1 270 0 1
value=DNI
T 54000 49500 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 54500 49500 1 270 0 capacitor-1.sym
{
T 55200 49300 5 10 0 0 270 0 1
device=CAPACITOR
T 55400 49300 5 10 0 0 270 0 1
symversion=0.1
T 54500 49500 5 10 1 1 270 0 1
refdes=C33
T 54500 49000 5 10 1 1 270 0 1
value=0.1 μF
T 54500 49500 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 41800 49800 1 270 0 io-1.sym
{
T 42400 49600 5 10 0 0 270 0 1
device=none
T 41900 48400 5 10 1 1 90 1 1
value=AVDD2
T 42000 48400 5 10 0 1 90 0 1
net=AVDD2:1
}
C 42900 49800 1 270 0 io-1.sym
{
T 43500 49600 5 10 0 0 270 0 1
device=none
T 43000 48400 5 10 1 1 90 1 1
value=AVSSX
T 43100 48400 5 10 0 1 90 0 1
net=AVSSX:1
}
C 42000 49900 1 0 0 capacitor-1.sym
{
T 42200 50600 5 10 0 0 0 0 1
device=CAPACITOR
T 42200 50800 5 10 0 0 0 0 1
symversion=0.1
T 42000 49900 5 10 1 1 0 0 1
refdes=C34
T 42500 49900 5 10 1 1 0 0 1
value=1 μF
T 42000 49900 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 42000 50400 1 0 0 capacitor-1.sym
{
T 42200 51100 5 10 0 0 0 0 1
device=CAPACITOR
T 42200 51300 5 10 0 0 0 0 1
symversion=0.1
T 42000 50400 5 10 1 1 0 0 1
refdes=C35
T 42500 50400 5 10 1 1 0 0 1
value=0.1 μF
T 42000 50400 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 42000 50100 41900 50100 4
N 42000 50600 41900 50600 4
N 42900 50600 43000 50600 4
N 42900 50100 43000 50100 4
N 41900 49800 41900 50600 4
N 43000 49800 43000 50600 4
C 42100 46400 1 180 0 resistor-1.sym
{
T 41800 46000 5 10 0 0 180 0 1
device=RESISTOR
T 41700 46600 5 10 1 1 180 0 1
refdes=R11
T 41600 46100 5 10 1 1 180 0 1
value=0Ω
T 42100 46400 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 40900 46300 41200 46300 4
C 40900 46400 1 180 0 io-1.sym
{
T 40100 46400 5 10 0 1 180 0 1
net=VCM:1
T 40700 45800 5 10 0 0 180 0 1
device=none
T 40600 46500 5 10 1 1 180 1 1
value=VCM
}
C 54700 46300 1 270 0 capacitor-1.sym
{
T 55400 46100 5 10 0 0 270 0 1
device=CAPACITOR
T 55600 46100 5 10 0 0 270 0 1
symversion=0.1
T 54700 46300 5 10 1 1 270 0 1
refdes=C60
T 54700 45800 5 10 1 1 270 0 1
value=1 μF
T 54700 46300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 55200 46300 1 270 0 capacitor-1.sym
{
T 55900 46100 5 10 0 0 270 0 1
device=CAPACITOR
T 56100 46100 5 10 0 0 270 0 1
symversion=0.1
T 55200 46300 5 10 1 1 270 0 1
refdes=C61
T 55200 45800 5 10 1 1 270 0 1
value=0.1 μF
T 55200 46300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 55800 46300 1 270 0 capacitor-1.sym
{
T 56500 46100 5 10 0 0 270 0 1
device=CAPACITOR
T 56700 46100 5 10 0 0 270 0 1
symversion=0.1
T 55800 46300 5 10 1 1 270 0 1
refdes=C62
T 55800 45800 5 10 1 1 270 0 1
value=DNI
T 55800 46300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 56300 46300 1 270 0 capacitor-1.sym
{
T 57000 46100 5 10 0 0 270 0 1
device=CAPACITOR
T 57200 46100 5 10 0 0 270 0 1
symversion=0.1
T 56300 46300 5 10 1 1 270 0 1
refdes=C63
T 56300 45800 5 10 1 1 270 0 1
value=0.1 μF
T 56300 46300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 54900 46400 54900 46300 4
N 55400 46300 55400 46600 4
N 56000 46300 56000 46600 4
N 56500 46300 56500 46400 4
C 55600 44900 1 0 0 gnd-1.sym
N 54900 46400 55400 46400 4
N 56500 46400 56000 46400 4
N 56500 45400 56500 45200 4
N 54900 45200 56500 45200 4
N 54900 45200 54900 45400 4
N 55400 45400 55400 45200 4
N 56000 45400 56000 45200 4
C 48400 43100 1 0 0 gnd-1.sym
C 41800 40100 1 0 0 capacitor-1.sym
{
T 42000 40800 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 41000 5 10 0 0 0 0 1
symversion=0.1
T 41800 40100 5 10 1 1 0 0 1
refdes=C64
T 42300 40100 5 10 1 1 0 0 1
value=1 μF
T 41800 40100 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 41800 40600 1 0 0 capacitor-1.sym
{
T 42000 41300 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 41500 5 10 0 0 0 0 1
symversion=0.1
T 41800 40600 5 10 1 1 0 0 1
refdes=C65
T 42300 40600 5 10 1 1 0 0 1
value=0.1 μF
T 41800 40600 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 41800 41100 1 0 0 capacitor-1.sym
{
T 42000 41800 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 42000 5 10 0 0 0 0 1
symversion=0.1
T 41800 41100 5 10 1 1 0 0 1
refdes=C66
T 42300 41100 5 10 1 1 0 0 1
value=DNI
T 41800 41100 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 41800 41600 1 0 0 capacitor-1.sym
{
T 42000 42300 5 10 0 0 0 0 1
device=CAPACITOR
T 42000 42500 5 10 0 0 0 0 1
symversion=0.1
T 41800 41600 5 10 1 1 0 0 1
refdes=C67
T 42300 41600 5 10 1 1 0 0 1
value=0.1 μF
T 41800 41600 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 41700 40300 41800 40300 4
N 41800 40800 41500 40800 4
N 41800 41300 41500 41300 4
N 41800 41800 41700 41800 4
N 41700 40300 41700 40800 4
N 41700 41800 41700 41300 4
N 42700 41800 42900 41800 4
N 42900 40300 42900 41800 4
N 42900 40300 42700 40300 4
N 42700 40800 42900 40800 4
N 42700 41300 42900 41300 4
N 43000 41000 42900 41000 4
C 46700 40200 1 0 0 capacitor-1.sym
{
T 46900 40900 5 10 0 0 0 0 1
device=CAPACITOR
T 46900 41100 5 10 0 0 0 0 1
symversion=0.1
T 46700 40200 5 10 1 1 0 0 1
refdes=C68
T 47200 40200 5 10 1 1 0 0 1
value=1 μF
T 46700 40200 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 46700 40700 1 0 0 capacitor-1.sym
{
T 46900 41400 5 10 0 0 0 0 1
device=CAPACITOR
T 46900 41600 5 10 0 0 0 0 1
symversion=0.1
T 46700 40700 5 10 1 1 0 0 1
refdes=C69
T 47200 40700 5 10 1 1 0 0 1
value=0.1 μF
T 46700 40700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 46700 41300 1 0 0 capacitor-1.sym
{
T 46900 42000 5 10 0 0 0 0 1
device=CAPACITOR
T 46900 42200 5 10 0 0 0 0 1
symversion=0.1
T 46700 41300 5 10 1 1 0 0 1
refdes=C70
T 47200 41300 5 10 1 1 0 0 1
value=1 μF
T 46700 41300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 46700 41800 1 0 0 capacitor-1.sym
{
T 46900 42500 5 10 0 0 0 0 1
device=CAPACITOR
T 46900 42700 5 10 0 0 0 0 1
symversion=0.1
T 46700 41800 5 10 1 1 0 0 1
refdes=C71
T 47200 41800 5 10 1 1 0 0 1
value=0.1 μF
T 46700 41800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 46600 40400 46700 40400 4
N 46700 40900 46600 40900 4
N 46700 41500 46600 41500 4
N 46700 42000 46600 42000 4
N 46600 40400 46600 42000 4
N 47600 42000 47800 42000 4
N 47800 40400 47800 42000 4
N 47800 40400 47600 40400 4
N 47600 40900 47800 40900 4
N 47600 41500 47800 41500 4
N 47900 41200 47800 41200 4
C 46400 41300 1 180 0 io-1.sym
{
T 45100 41100 5 10 0 1 0 0 1
net=VREF:1
T 46200 40700 5 10 0 0 180 0 1
device=none
T 46100 41400 5 10 1 1 180 1 1
value=VREF
}
N 46400 41200 46600 41200 4
C 41500 43700 1 270 0 capacitor-1.sym
{
T 42200 43500 5 10 0 0 270 0 1
device=CAPACITOR
T 42400 43500 5 10 0 0 270 0 1
symversion=0.1
T 41300 43400 5 10 1 1 0 0 1
refdes=C80
T 41200 43000 5 10 1 1 0 0 1
value=10 μF
T 41500 43700 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
}
C 42800 43700 1 270 0 capacitor-1.sym
{
T 43500 43500 5 10 0 0 270 0 1
device=CAPACITOR
T 43700 43500 5 10 0 0 270 0 1
symversion=0.1
T 42600 43400 5 10 1 1 0 0 1
refdes=C81
T 42500 43000 5 10 1 1 0 0 1
value=10 μF
T 42800 43700 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
}
C 40700 43700 1 0 0 inductor-1.sym
{
T 40900 44200 5 10 0 0 0 0 1
device=INDUCTOR
T 40900 44400 5 10 0 0 0 0 1
symversion=0.1
T 40700 43900 5 10 1 1 0 0 1
refdes=L7
T 41100 43900 5 10 1 1 0 0 1
value=3.3μH
T 40700 43700 5 10 0 0 0 0 1
footprint=SMD_CHIP 603
}
C 42800 43900 1 180 0 resistor-1.sym
{
T 42500 43500 5 10 0 0 180 0 1
device=RESISTOR
T 41800 43900 5 10 1 1 0 0 1
refdes=R54
T 42800 44000 5 10 1 1 180 0 1
value=0 Ω
T 42800 43900 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
}
C 41600 42800 1 180 0 resistor-1.sym
{
T 41300 42400 5 10 0 0 180 0 1
device=RESISTOR
T 40600 42800 5 10 1 1 0 0 1
refdes=R53
T 41600 42900 5 10 1 1 180 0 1
value=0 Ω
T 41600 42800 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
}
C 40500 42200 1 0 0 gnd-1.sym
N 41600 42700 43000 42700 4
N 41700 42700 41700 42800 4
N 43000 42700 43000 42800 4
N 40700 43800 40600 43800 4
N 40600 43800 40600 44100 4
N 41600 43800 41900 43800 4
N 41700 43700 41700 43800 4
N 42800 43800 43400 43800 4
N 43000 43800 43000 43700 4
C 43400 42500 1 0 0 io-1.sym
{
T 44200 42900 5 10 0 1 180 0 1
net=AVDD4:1
T 43600 43100 5 10 0 0 0 0 1
device=none
T 43600 42800 5 10 1 1 0 1 1
value=AVDD4
}
C 41800 42300 1 0 0 io-1.sym
{
T 42600 42700 5 10 0 1 180 0 1
net=AVSSX:1
T 42000 42900 5 10 0 0 0 0 1
device=none
T 42000 42600 5 10 1 1 0 1 1
value=AVSSX
}
N 41700 42400 41700 42700 4
C 43400 43300 1 0 0 io-1.sym
{
T 44200 43700 5 10 0 1 180 0 1
net=AVDD2:1
T 43600 43900 5 10 0 0 0 0 1
device=none
T 43600 43600 5 10 1 1 0 1 1
value=AVDD2
}
C 43400 42900 1 0 0 io-1.sym
{
T 44200 43300 5 10 0 1 180 0 1
net=AVDD3:1
T 43600 43500 5 10 0 0 0 0 1
device=none
T 43600 43200 5 10 1 1 0 1 1
value=AVDD3
}
C 43400 43700 1 0 0 io-1.sym
{
T 44200 44100 5 10 0 1 180 0 1
net=AVDD1:1
T 43600 44300 5 10 0 0 0 0 1
device=none
T 43600 44000 5 10 1 1 0 1 1
value=AVDD1
}
N 43300 43800 43300 42600 4
N 43300 42600 43400 42600 4
N 43400 43400 43300 43400 4
N 43400 43000 43300 43000 4
N 40600 42500 40600 42700 4
N 40600 42700 40700 42700 4
N 41800 42400 41700 42400 4
N 43500 44700 43300 44700 4
C 45400 43700 1 270 0 io-1.sym
{
T 45600 42300 5 10 0 1 90 0 1
net=AVSSX:1
T 46000 43500 5 10 0 0 270 0 1
device=none
T 45500 42300 5 10 1 1 90 1 1
value=AVSSX
}
C 46500 43700 1 270 0 io-1.sym
{
T 46700 42300 5 10 0 1 90 0 1
net=AVSSX:1
T 47100 43500 5 10 0 0 270 0 1
device=none
T 46600 42300 5 10 1 1 90 1 1
value=AVSSX
}
C 46800 43700 1 270 0 io-1.sym
{
T 47000 42300 5 10 0 1 90 0 1
net=AVSSX:1
T 47400 43500 5 10 0 0 270 0 1
device=none
T 46900 42300 5 10 1 1 90 1 1
value=AVSSX
}
C 47100 43700 1 270 0 io-1.sym
{
T 47300 42400 5 10 0 1 90 0 1
net=VREF:1
T 47700 43500 5 10 0 0 270 0 1
device=none
T 47200 42400 5 10 1 1 90 1 1
value=VREF
}
C 45400 48900 1 90 0 io-1.sym
{
T 45200 50300 5 10 0 1 270 0 1
net=AVDD1:1
T 44800 49100 5 10 0 0 90 0 1
device=none
T 45300 49700 5 10 1 1 90 1 1
value=AVDD1
}
C 45700 48900 1 90 0 io-1.sym
{
T 45500 50300 5 10 0 1 270 0 1
net=AVSSX:1
T 45100 49100 5 10 0 0 90 0 1
device=none
T 45600 49700 5 10 1 1 90 1 1
value=AVSSX
}
C 46000 48900 1 90 0 io-1.sym
{
T 45800 50300 5 10 0 1 270 0 1
net=AVSSX:1
T 45400 49100 5 10 0 0 90 0 1
device=none
T 45900 49700 5 10 1 1 90 1 1
value=AVSSX
}
C 46900 48900 1 90 0 io-1.sym
{
T 46700 50300 5 10 0 1 270 0 1
net=AVSSX:1
T 46300 49100 5 10 0 0 90 0 1
device=none
T 46800 49700 5 10 1 1 90 1 1
value=AVSSX
}
C 47500 48900 1 90 0 io-1.sym
{
T 47300 50300 5 10 0 1 270 0 1
net=AVSSX:1
T 46900 49100 5 10 0 0 90 0 1
device=none
T 47400 49700 5 10 1 1 90 1 1
value=AVSSX
}
C 48400 48900 1 90 0 io-1.sym
{
T 48200 50300 5 10 0 1 270 0 1
net=AVSSX:1
T 47800 49100 5 10 0 0 90 0 1
device=none
T 48300 49700 5 10 1 1 90 1 1
value=AVSSX
}
C 46300 48900 1 90 0 io-1.sym
{
T 46100 50300 5 10 0 1 270 0 1
net=AVDD1:1
T 45700 49100 5 10 0 0 90 0 1
device=none
T 46200 49700 5 10 1 1 90 1 1
value=AVDD1
}
C 46600 48900 1 90 0 io-1.sym
{
T 46000 49100 5 10 0 0 90 0 1
device=none
T 46500 49700 5 10 1 1 90 1 1
value=AVDD2
T 46400 50300 5 10 0 1 270 0 1
net=AVDD2:1
}
C 48100 48900 1 90 0 io-1.sym
{
T 47500 49100 5 10 0 0 90 0 1
device=none
T 48000 49700 5 10 1 1 90 1 1
value=AVDD2
T 47900 50300 5 10 0 1 270 0 1
net=AVDD2:1
}
C 56100 46600 1 90 0 io-1.sym
{
T 56100 47400 5 10 0 1 90 0 1
net=DREGCAP:1
T 55500 46800 5 10 0 0 90 0 1
device=none
T 56000 47400 5 10 1 1 90 1 1
value=DREGCAP
}
C 52800 50900 1 180 0 io-1.sym
{
T 52600 50300 5 10 0 0 180 0 1
device=none
T 52000 50800 5 10 1 1 180 1 1
value=AVDD2
T 51400 50700 5 10 0 1 0 0 1
net=AVDD2:1
}
C 52800 49700 1 180 0 io-1.sym
{
T 51400 49500 5 10 0 1 0 0 1
net=AVSSX:1
T 52600 49100 5 10 0 0 180 0 1
device=none
T 52000 49600 5 10 1 1 180 1 1
value=AVSSX
}
C 54100 48500 1 180 0 io-1.sym
{
T 53300 48500 5 10 0 1 180 0 1
net=AREG1CAP:1
T 53900 47900 5 10 0 0 180 0 1
device=none
T 53300 48400 5 10 1 1 180 1 1
value=AREG1CAP
}
C 55000 50700 1 0 0 io-1.sym
{
T 55800 50700 5 10 0 1 0 0 1
net=AREG2CAP:1
T 55200 51300 5 10 0 0 0 0 1
device=none
T 55800 50800 5 10 1 1 0 1 1
value=AREG2CAP
}
C 53600 41600 1 0 0 OSC.sym
{
T 53900 42750 5 10 0 0 0 0 1
footprint=OSC_ABR_2_5X2
T 53900 42550 5 10 1 1 0 0 1
device=8.192 kHz
T 55300 42400 5 10 1 1 0 6 1
refdes=X2
}
C 53200 41900 1 270 0 gnd-1.sym
C 56000 42000 1 0 0 gnd-1.sym
C 56300 42300 1 90 0 capacitor-1.sym
{
T 55600 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 55400 42500 5 10 0 0 90 0 1
symversion=0.1
T 56300 42300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 56700 42800 5 10 1 1 180 0 1
refdes=C59
T 56300 42400 5 10 1 1 0 0 1
value=0.01 μF
}
N 55600 42100 55700 42100 4
N 55700 42100 55700 43700 4
N 55700 43300 56100 43300 4
N 56100 43300 56100 43200 4
C 53500 42300 1 90 0 resistor-1.sym
{
T 53100 42600 5 10 0 0 90 0 1
device=RESISTOR
T 53500 42300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 53200 43000 5 10 1 1 180 0 1
refdes=R46
T 52900 42700 5 10 1 1 0 0 1
value=0 Ω
}
N 55700 43300 53400 43300 4
N 53400 43300 53400 43200 4
N 53600 42100 53400 42100 4
N 53400 42100 53400 42300 4
C 55700 41700 1 0 0 io-1.sym
{
T 57000 41900 5 10 0 1 180 0 1
net=XTAL:1
T 55900 42300 5 10 0 0 0 0 1
device=none
T 57000 41800 5 10 1 1 180 1 1
value=XTAL
}
N 55700 41800 55600 41800 4
N 53500 41800 53600 41800 4
N 47100 48700 47100 48900 4
N 54100 48400 54700 48400 4
N 54200 48400 54200 48600 4
N 54700 48600 54700 48400 4
C 41500 41400 1 180 0 io-1.sym
{
T 39800 41200 5 10 0 1 0 0 1
net=REF_OUT:1
T 41300 40800 5 10 0 0 180 0 1
device=none
T 40500 41500 5 10 1 1 0 1 1
value=REF_OUT
}
C 40400 44100 1 0 0 generic-power.sym
{
T 40600 44350 5 10 0 1 0 3 1
net=+3.3V_ADC:1
T 40100 44400 5 10 1 1 0 0 1
value=+3.3V_ADC
}
C 49600 50400 1 0 0 generic-power.sym
{
T 49800 50650 5 10 0 1 0 3 1
net=+3.3V_ADC:1
T 49300 50700 5 10 1 1 0 0 1
value=+3.3V_ADC
}
N 54200 49500 54200 49600 4
N 54200 49600 54200 49800 4
C 47900 41100 1 0 0 io-1.sym
{
T 49300 41300 5 10 0 1 180 0 1
net=AVSSX:1
T 48100 41700 5 10 0 0 0 0 1
device=none
T 48700 41400 5 10 1 1 180 1 1
value=AVSSX
}
N 49500 48900 49800 48900 4
N 48600 50200 49800 50200 4
C 55200 46600 1 0 0 generic-power.sym
{
T 55400 46850 5 10 0 1 0 3 1
net=+3.3V_ADC:1
T 54900 46900 5 10 1 1 0 0 1
value=+3.3V_ADC
}
C 43000 40900 1 0 0 io-1.sym
{
T 43800 41300 5 10 0 1 180 0 1
net=AVSSX:1
T 43200 41500 5 10 0 0 0 0 1
device=none
T 43200 41200 5 10 1 1 0 1 1
value=AVSSX
}
N 48000 43900 48000 43500 4
N 48000 43500 48500 43500 4
C 41500 40900 1 180 0 io-1.sym
{
T 40700 40500 5 10 0 1 0 0 1
net=AVDD4:1
T 41300 40300 5 10 0 0 180 0 1
device=none
T 41300 40600 5 10 1 1 180 1 1
value=AVDD4
}
C 55500 43700 1 0 0 generic-power.sym
{
T 55700 43950 5 10 0 1 0 3 1
net=+3.3V_ADC:1
T 55200 44000 5 10 1 1 0 0 1
value=+3.3V_ADC
}
C 51300 42500 1 90 0 resistor-1.sym
{
T 50900 42800 5 10 0 0 90 0 1
device=RESISTOR
T 51100 43300 5 10 1 1 180 0 1
refdes=R153
T 50800 42600 5 10 1 1 0 0 1
value=DNI
T 51300 42500 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 51400 43600 1 0 0 io-1.sym
{
T 52200 43600 5 10 0 1 0 0 1
net=AUX+:1
T 51600 44200 5 10 0 0 0 0 1
device=none
T 52200 43700 5 10 1 1 0 1 1
value=AUX+
}
C 51400 42100 1 0 0 io-1.sym
{
T 52200 42100 5 10 0 1 0 0 1
net=AUX-:1
T 51600 42700 5 10 0 0 0 0 1
device=none
T 52200 42200 5 10 1 1 0 1 1
value=AUX-
}
N 51200 43400 51200 43700 4
N 51200 43700 51400 43700 4
N 51400 42200 51200 42200 4
N 51200 42200 51200 42500 4
