

================================================================
== Vivado HLS Report for 'AXISTry'
================================================================
* Date:           Thu Oct 17 19:36:25 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        AXISTry
* Solution:       AXISTry_Soln
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- AXISTry_for1  |   14|   14|         7|          -|          -|     2|    no    |
        |- AXISTry_for2  |    4|    4|         2|          -|          -|     2|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     226|    198|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |AXISTry_mul_32ns_bkb_U0  |AXISTry_mul_32ns_bkb  |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_114_p2                   |     +    |      0|  0|   2|           2|           1|
    |i_3_fu_140_p2                   |     +    |      0|  0|   2|           2|           1|
    |M_AXIS_V_data_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_data_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_last_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_last_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |S_AXIS_V_data_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |S_AXIS_V_data_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_data_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |M_AXIS_V_last_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |S_AXIS_V_data_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond3_fu_108_p2             |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_134_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp_5_fu_146_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_last_fu_175_p2              |   icmp   |      0|  0|   1|           2|           1|
    |write_output_data_fu_166_p3     |  select  |      0|  0|  32|           1|          32|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  51|          25|          51|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n        |   1|          2|    1|          2|
    |M_AXIS_V_data_1_data_out  |  32|          2|   32|         64|
    |M_AXIS_V_data_1_state     |   2|          3|    2|          6|
    |M_AXIS_V_last_1_data_out  |   1|          2|    1|          2|
    |M_AXIS_V_last_1_state     |   2|          3|    2|          6|
    |S_AXIS_TDATA_blk_n        |   1|          2|    1|          2|
    |S_AXIS_V_data_0_data_out  |  32|          2|   32|         64|
    |S_AXIS_V_data_0_state     |   2|          3|    2|          6|
    |S_AXIS_V_last_0_state     |   2|          3|    2|          6|
    |ap_NS_fsm                 |   4|         11|    1|         11|
    |i_1_reg_97                |   2|          2|    2|          4|
    |i_reg_74                  |   2|          2|    2|          4|
    |product_reg_85            |  64|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 147|         39|  144|        305|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |M_AXIS_V_data_1_payload_A  |  32|   0|   32|          0|
    |M_AXIS_V_data_1_payload_B  |  32|   0|   32|          0|
    |M_AXIS_V_data_1_sel_rd     |   1|   0|    1|          0|
    |M_AXIS_V_data_1_sel_wr     |   1|   0|    1|          0|
    |M_AXIS_V_data_1_state      |   2|   0|    2|          0|
    |M_AXIS_V_last_1_payload_A  |   1|   0|    1|          0|
    |M_AXIS_V_last_1_payload_B  |   1|   0|    1|          0|
    |M_AXIS_V_last_1_sel_rd     |   1|   0|    1|          0|
    |M_AXIS_V_last_1_sel_wr     |   1|   0|    1|          0|
    |M_AXIS_V_last_1_state      |   2|   0|    2|          0|
    |S_AXIS_V_data_0_payload_A  |  32|   0|   32|          0|
    |S_AXIS_V_data_0_payload_B  |  32|   0|   32|          0|
    |S_AXIS_V_data_0_sel_rd     |   1|   0|    1|          0|
    |S_AXIS_V_data_0_sel_wr     |   1|   0|    1|          0|
    |S_AXIS_V_data_0_state      |   2|   0|    2|          0|
    |S_AXIS_V_last_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                  |  10|   0|   10|          0|
    |i_1_reg_97                 |   2|   0|    2|          0|
    |i_2_reg_185                |   2|   0|    2|          0|
    |i_3_reg_203                |   2|   0|    2|          0|
    |i_reg_74                   |   2|   0|    2|          0|
    |product_reg_85             |  64|   0|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 226|   0|  226|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    AXISTry    | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    AXISTry    | return value |
|S_AXIS_TDATA   |  in |   32|     axis     | S_AXIS_V_data |    pointer   |
|S_AXIS_TVALID  |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TREADY  | out |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TLAST   |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|M_AXIS_TDATA   | out |   32|     axis     | M_AXIS_V_data |    pointer   |
|M_AXIS_TVALID  | out |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TREADY  |  in |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TLAST   | out |    1|     axis     | M_AXIS_V_last |    pointer   |
+---------------+-----+-----+--------------+---------------+--------------+

