<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUInstructionSelector.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the InstructionSelector class for AMDGPU.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstructionSelector_8h_source.html">AMDGPUInstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">Utils/AMDGPUBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GIMatchTableExecutorImpl_8h_source.html">llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelKnownBits_8h_source.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GenericMachineInstrs_8h_source.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &quot;AMDGPUGenGlobalISel.inc&quot;</code><br />
</div>
<p><a href="AMDGPUInstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-isel&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12978c1b87569c406b81c0ff721d418a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td></tr>
<tr class="separator:a12978c1b87569c406b81c0ff721d418a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3bea0d2df6224f7191466538e5ef0c9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def)</td></tr>
<tr class="separator:a3bea0d2df6224f7191466538e5ef0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> Is64)</td></tr>
<tr class="separator:aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ada83bd45831da890fc8e5adaf0aa3d2c">getV_CMPOpcode</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b39d405001650be13c2a2415d3d42f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a> (<a class="el" href="classuint64__t.html">uint64_t</a> TexFailCtrl, <a class="el" href="classbool.html">bool</a> &amp;TFE, <a class="el" href="classbool.html">bool</a> &amp;LWE, <a class="el" href="classbool.html">bool</a> &amp;IsTexFail)</td></tr>
<tr class="separator:a5b39d405001650be13c2a2415d3d42f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765767c2535b2960404e43ac06025b75"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a765767c2535b2960404e43ac06025b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45196db8d0526bb15f9684498739ce42"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Mask)</td></tr>
<tr class="separator:a45196db8d0526bb15f9684498739ce42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44896316bcf65958ba14a3afa8fa193f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a44896316bcf65958ba14a3afa8fa193f">isExtractHiElt</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> In, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;Out)</td></tr>
<tr class="separator:a44896316bcf65958ba14a3afa8fa193f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dee2d9e1e2a288de903228075ac71de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a6dee2d9e1e2a288de903228075ac71de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af036c502ce8cd3a539589497206c53e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:af036c502ce8cd3a539589497206c53e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a5e95e012bf0ddb58e7aa1025f7d093c8">computeIndirectRegIndex</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="classllvm_1_1Register.html">Register</a> IdxReg, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a>)</td></tr>
<tr class="memdesc:a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register to use for the index value, and the subregister to use for the indirectly accessed register.  <br /></td></tr>
<tr class="separator:a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92451ecb6973ca4c1190514f75618d40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a92451ecb6973ca4c1190514f75618d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a zero extend from a 32-bit value to 64-bits.  <br /></td></tr>
<tr class="separator:a92451ecb6973ca4c1190514f75618d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc05bcba45ed1e4e903c1c952d09178"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a7bc05bcba45ed1e4e903c1c952d09178">buildRegSequence</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;Elts, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsertPt, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a7bc05bcba45ed1e4e903c1c952d09178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa32384c08e0fbd9e4a5f1117c643c22"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#afa32384c08e0fbd9e4a5f1117c643c22">selectWMMAModsNegAbs</a> (<a class="el" href="classunsigned.html">unsigned</a> ModOpcode, <a class="el" href="classunsigned.html">unsigned</a> &amp;Mods, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;Elts, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;Src, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsertPt, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:afa32384c08e0fbd9e4a5f1117c643c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f95f5fe4853d046274eb0edfb483d70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a0f95f5fe4853d046274eb0edfb483d70">isNoUnsignedWrap</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>)</td></tr>
<tr class="separator:a0f95f5fe4853d046274eb0edfb483d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)</td></tr>
<tr class="separator:a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classuint32__t.html">uint32_t</a> FormatLo, <a class="el" href="classuint32__t.html">uint32_t</a> FormatHi, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="memdesc:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a resource descriptor for use with an arbitrary 64-bit pointer.  <br /></td></tr>
<tr class="separator:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af879b7c612ce1a9da26b2466a814fa47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:af879b7c612ce1a9da26b2466a814fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1107813cf704eae4068d8544e2723207"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:a1107813cf704eae4068d8544e2723207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad096b6ca7076d1827209c213b7daef2d"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ad096b6ca7076d1827209c213b7daef2d">getConstantZext32Val</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ad096b6ca7076d1827209c213b7daef2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an immediate that must be 32-bits, and treated as zero extended.  <br /></td></tr>
<tr class="separator:ad096b6ca7076d1827209c213b7daef2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4883ac1cd145ce9c958d93f3a440b16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ad4883ac1cd145ce9c958d93f3a440b16">stripBitCast</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ad4883ac1cd145ce9c958d93f3a440b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c973c7db9dbff3592833b76be00610"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#ae2c973c7db9dbff3592833b76be00610">isExtractHiElt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ae2c973c7db9dbff3592833b76be00610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1144065987601e6ba4d9cfad2d1b6c40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a1144065987601e6ba4d9cfad2d1b6c40">getNamedBarrierOp</a> (<a class="el" href="classbool.html">bool</a> HasInlineConst, <a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> IntrID)</td></tr>
<tr class="separator:a1144065987601e6ba4d9cfad2d1b6c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a896ec2e1b35a5cb6cf2cbb02c7f992b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html#a896ec2e1b35a5cb6cf2cbb02c7f992b4">AllowRiskySelect</a> (&quot;amdgpu-global-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-risky-select&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases that are likely to not work yet&quot;), cl::init(false), cl::ReallyHidden)</td></tr>
<tr class="separator:a896ec2e1b35a5cb6cf2cbb02c7f992b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for AMDGPU. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000010">Todo:</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a12978c1b87569c406b81c0ff721d418a" name="a12978c1b87569c406b81c0ff721d418a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12978c1b87569c406b81c0ff721d418a">&#9670;&#160;</a></span>AMDGPUSubtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00044">44</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-isel&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00032">32</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a" name="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&#160;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00043">43</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16" name="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8" name="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a66f49b91bc14b1efa661b26e7f2bb8d4" name="a66f49b91bc14b1efa661b26e7f2bb8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f49b91bc14b1efa661b26e7f2bb8d4">&#9670;&#160;</a></span>addZeroImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void addZeroImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05038">5038</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>.</p>

</div>
</div>
<a id="af879b7c612ce1a9da26b2466a814fa47" name="af879b7c612ce1a9da26b2466a814fa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af879b7c612ce1a9da26b2466a814fa47">&#9670;&#160;</a></span>buildAddr64RSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildAddr64RSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05087">5087</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05044">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00136">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a1107813cf704eae4068d8544e2723207" name="a1107813cf704eae4068d8544e2723207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1107813cf704eae4068d8544e2723207">&#9670;&#160;</a></span>buildOffsetSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildOffsetSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05096">5096</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05044">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00136">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a7bc05bcba45ed1e4e903c1c952d09178" name="a7bc05bcba45ed1e4e903c1c952d09178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc05bcba45ed1e4e903c1c952d09178">&#9670;&#160;</a></span>buildRegSequence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildRegSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03959">3959</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00540">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03987">selectWMMAModsNegAbs()</a>.</p>

</div>
</div>
<a id="a8c50f7491840d8eeaaaa91ae82110ef3" name="a8c50f7491840d8eeaaaa91ae82110ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c50f7491840d8eeaaaa91ae82110ef3">&#9670;&#160;</a></span>buildRSRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> buildRSRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>FormatLo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>FormatHi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BasePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a resource descriptor for use with an arbitrary 64-bit pointer. </p>
<p>If <code>BasePtr</code> is not valid, a null base pointer will be used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05044">5044</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05087">buildAddr64RSrc()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05096">buildOffsetSrc()</a>.</p>

</div>
</div>
<a id="a5e95e012bf0ddb58e7aa1025f7d093c8" name="a5e95e012bf0ddb58e7aa1025f7d093c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e95e012bf0ddb58e7aa1025f7d093c8">&#9670;&#160;</a></span>computeIndirectRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; computeIndirectRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>IdxReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register to use for the index value, and the subregister to use for the indirectly accessed register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03064">3064</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="ad096b6ca7076d1827209c213b7daef2d" name="ad096b6ca7076d1827209c213b7daef2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad096b6ca7076d1827209c213b7daef2d">&#9670;&#160;</a></span>getConstantZext32Val()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; getConstantZext32Val </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an immediate that must be 32-bits, and treated as zero extended. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05316">5316</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00305">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="MathExtras_8h_source.html#l00141">llvm::Lo_32()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aaab739d5e76cedd61b85b54d0bdc63c1" name="aaab739d5e76cedd61b85b54d0bdc63c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab739d5e76cedd61b85b54d0bdc63c1">&#9670;&#160;</a></span>getLogicalBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getLogicalBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Is64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00283">283</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a1144065987601e6ba4d9cfad2d1b6c40" name="a1144065987601e6ba4d9cfad2d1b6c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1144065987601e6ba4d9cfad2d1b6c40">&#9670;&#160;</a></span>getNamedBarrierOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getNamedBarrierOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInlineConst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>&#160;</td>
          <td class="paramname"><em>IntrID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05548">5548</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ada83bd45831da890fc8e5adaf0aa3d2c" name="ada83bd45831da890fc8e5adaf0aa3d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83bd45831da890fc8e5adaf0aa3d2c">&#9670;&#160;</a></span>getV_CMPOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getV_CMPOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01096">1096</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l00782">llvm::CmpInst::FCMP_FALSE</a>, <a class="el" href="InstrTypes_8h_source.html#l00783">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00785">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00784">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00787">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00786">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00788">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00789">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00797">llvm::CmpInst::FCMP_TRUE</a>, <a class="el" href="InstrTypes_8h_source.html#l00791">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00793">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00792">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00795">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00794">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00796">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00790">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="InstrTypes_8h_source.html#l00801">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00802">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00808">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00807">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00810">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00809">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00804">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00803">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00806">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00805">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00046">Select</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a3bea0d2df6224f7191466538e5ef0c9f" name="a3bea0d2df6224f7191466538e5ef0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bea0d2df6224f7191466538e5ef0c9f">&#9670;&#160;</a></span>getWaveAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> getWaveAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Def</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00076">76</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a6a4ecac5b11f0caf472f0f4845f8f910" name="a6a4ecac5b11f0caf472f0f4845f8f910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4ecac5b11f0caf472f0f4845f8f910">&#9670;&#160;</a></span>gwsIntrinToOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> gwsIntrinToOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IntrID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01641">1641</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a6dee2d9e1e2a288de903228075ac71de" name="a6dee2d9e1e2a288de903228075ac71de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dee2d9e1e2a288de903228075ac71de">&#9670;&#160;</a></span>isConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02761">2761</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SLPVectorizer_8cpp_source.html#l03830">arePointersCompatible()</a>, <a class="el" href="ModuleSummaryAnalysis_8cpp_source.html#l00809">llvm::buildModuleSummaryIndex()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00206">llvm::MDBuilder::createTBAANode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01051">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l07437">getMemcpyLoadsAndStores()</a>.</p>

</div>
</div>
<a id="ae2c973c7db9dbff3592833b76be00610" name="ae2c973c7db9dbff3592833b76be00610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c973c7db9dbff3592833b76be00610">&#9670;&#160;</a></span>isExtractHiElt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * isExtractHiElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05385">5385</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelType_8h_source.html#l00092">llvm::LLT::fixed_vector()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00466">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00414">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00622">llvm::MachineOperand::getShuffleMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05377">stripBitCast()</a>.</p>

</div>
</div>
<a id="a44896316bcf65958ba14a3afa8fa193f" name="a44896316bcf65958ba14a3afa8fa193f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44896316bcf65958ba14a3afa8fa193f">&#9670;&#160;</a></span>isExtractHiElt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isExtractHiElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Out</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02543">2543</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MIPatternMatch_8h_source.html#l00530">llvm::MIPatternMatch::m_GLShr()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00591">llvm::MIPatternMatch::m_GTrunc()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00195">llvm::MIPatternMatch::m_SpecificICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l03083">buildRegSequence16()</a>.</p>

</div>
</div>
<a id="a0f95f5fe4853d046274eb0edfb483d70" name="a0f95f5fe4853d046274eb0edfb483d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f95f5fe4853d046274eb0edfb483d70">&#9670;&#160;</a></span>isNoUnsignedWrap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNoUnsignedWrap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04756">4756</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, and <a class="el" href="MachineInstr_8h_source.html#l00104">llvm::MachineInstr::NoUWrap</a>.</p>

</div>
</div>
<a id="af036c502ce8cd3a539589497206c53e2" name="af036c502ce8cd3a539589497206c53e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af036c502ce8cd3a539589497206c53e2">&#9670;&#160;</a></span>isVCmpResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVCmpResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02858">2858</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02858">isVCmpResult()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02858">isVCmpResult()</a>.</p>

</div>
</div>
<a id="a92451ecb6973ca4c1190514f75618d40" name="a92451ecb6973ca4c1190514f75618d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92451ecb6973ca4c1190514f75618d40">&#9670;&#160;</a></span>matchZeroExtendFromS32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> matchZeroExtendFromS32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a zero extend from a 32-bit value to 64-bits. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03332">3332</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00466">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00581">llvm::MIPatternMatch::m_GZExt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="PatternMatch_8h_source.html#l00532">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelType_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a5b39d405001650be13c2a2415d3d42f9" name="a5b39d405001650be13c2a2415d3d42f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b39d405001650be13c2a2415d3d42f9">&#9670;&#160;</a></span>parseTexFail()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> parseTexFail </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>TexFailCtrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>TFE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>LWE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTexFail</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01810">1810</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="afa32384c08e0fbd9e4a5f1117c643c22" name="afa32384c08e0fbd9e4a5f1117c643c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa32384c08e0fbd9e4a5f1117c643c22">&#9670;&#160;</a></span>selectWMMAModsNegAbs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void selectWMMAModsNegAbs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ModOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Mods</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03987">3987</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03959">buildRegSequence()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00620">llvm::MIPatternMatch::m_GFabs()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIDefines_8h_source.html#l00266">llvm::SISrcMods::NEG</a>, <a class="el" href="SIDefines_8h_source.html#l00269">llvm::SISrcMods::NEG_HI</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

</div>
</div>
<a id="a45196db8d0526bb15f9684498739ce42" name="a45196db8d0526bb15f9684498739ce42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45196db8d0526bb15f9684498739ce42">&#9670;&#160;</a></span>shouldUseAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldUseAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a bitmask for <code>Size</code> bits will be an inline immediate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02373">2373</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a765767c2535b2960404e43ac06025b75" name="a765767c2535b2960404e43ac06025b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765767c2535b2960404e43ac06025b75">&#9670;&#160;</a></span>sizeToSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int sizeToSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02225">2225</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="bit_8h_source.html#l00342">llvm::bit_ceil()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02225">sizeToSubRegIndex()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02225">sizeToSubRegIndex()</a>.</p>

</div>
</div>
<a id="ad4883ac1cd145ce9c958d93f3a440b16" name="ad4883ac1cd145ce9c958d93f3a440b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4883ac1cd145ce9c958d93f3a440b16">&#9670;&#160;</a></span>stripBitCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * stripBitCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05377">5377</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00466">llvm::getDefIgnoringCopies()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l05385">isExtractHiElt()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a896ec2e1b35a5cb6cf2cbb02c7f992b4" name="a896ec2e1b35a5cb6cf2cbb02c7f992b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896ec2e1b35a5cb6cf2cbb02c7f992b4">&#9670;&#160;</a></span>AllowRiskySelect</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; AllowRiskySelect(&quot;amdgpu-global-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-risky-select&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases that are likely to not work yet&quot;), cl::init(false), cl::ReallyHidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-global-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-risky-select&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases that are likely to not work yet&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::ReallyHidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:12:10 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
