Loading plugins phase: Elapsed time ==> 0s.319ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -d CY8C4248BZI-L489 -s C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.329ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.149ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -dcpsoc3 CY8CKIT_046_USB_Mouse.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -dcpsoc3 CY8CKIT_046_USB_Mouse.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -dcpsoc3 -verilog CY8CKIT_046_USB_Mouse.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 22 10:43:28 2017


======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   vpp
Options  :    -yv2 -q10 CY8CKIT_046_USB_Mouse.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 22 10:43:28 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CY8CKIT_046_USB_Mouse.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -dcpsoc3 -verilog CY8CKIT_046_USB_Mouse.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 22 10:43:28 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\codegentemp\CY8CKIT_046_USB_Mouse.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\codegentemp\CY8CKIT_046_USB_Mouse.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CY8CKIT_046_USB_Mouse.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -dcpsoc3 -verilog CY8CKIT_046_USB_Mouse.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 22 10:43:28 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\codegentemp\CY8CKIT_046_USB_Mouse.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\codegentemp\CY8CKIT_046_USB_Mouse.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:Net_545\
	\CapSense:Net_544\
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	\EZI2C:Net_547\
	\EZI2C:Net_891\
	\EZI2C:Net_1001\
	\EZI2C:Net_899\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\


Deleted 18 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \USBFS:Net_287\
Aliasing one to \USBFS:tmpOE__Dp_net_0\
Aliasing \USBFS:tmpOE__Dm_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \USBFS:Net_155\ to \USBFS:Net_287\
Aliasing \USBFS:Net_162\ to \USBFS:Net_287\
Aliasing \USBFS:Net_165\ to \USBFS:Net_287\
Aliasing \USBFS:Net_167\ to \USBFS:Net_287\
Aliasing \USBFS:Net_170\ to \USBFS:Net_287\
Aliasing \USBFS:Net_173\ to \USBFS:Net_287\
Aliasing \USBFS:Net_189\ to \USBFS:Net_287\
Aliasing \USBFS:Net_186\ to \USBFS:Net_287\
Aliasing \CapSense:Net_104\ to \USBFS:Net_287\
Aliasing \CapSense:Net_312\ to \USBFS:Net_287\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:IDAC2:Net_3\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_12\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_11\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_10\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_9\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_8\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_7\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_6\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_5\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_4\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_3\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_2\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_1\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \CapSense:IDAC1:Net_3\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \EZI2C:Net_459\ to \USBFS:Net_287\
Aliasing \EZI2C:Net_452\ to \USBFS:Net_287\
Aliasing \EZI2C:Net_1194\ to \USBFS:Net_287\
Aliasing \EZI2C:Net_1195\ to \USBFS:Net_287\
Aliasing \EZI2C:Net_1196\ to \USBFS:Net_287\
Aliasing \EZI2C:tmpOE__sda_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \EZI2C:tmpOE__scl_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \EZI2C:Net_747\ to \USBFS:Net_287\
Aliasing \UART:Net_459\ to \USBFS:Net_287\
Aliasing \UART:Net_452\ to \USBFS:Net_287\
Aliasing \UART:Net_1194\ to \USBFS:Net_287\
Aliasing \UART:Net_1195\ to \USBFS:Net_287\
Aliasing \UART:Net_1196\ to \USBFS:Net_287\
Aliasing \UART:tmpOE__tx_net_0\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \UART:Net_747\ to \USBFS:Net_287\
Aliasing tmpOE__Pin_RedLED_net_0 to \USBFS:tmpOE__Dp_net_0\
Aliasing tmpOE__Pin_GreenLED_net_0 to \USBFS:tmpOE__Dp_net_0\
Aliasing tmpOE__Pin_BlueLED_net_0 to \USBFS:tmpOE__Dp_net_0\
Aliasing \PWM_Red:Net_75\ to \USBFS:Net_287\
Aliasing \PWM_Red:Net_69\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \PWM_Red:Net_66\ to \USBFS:Net_287\
Aliasing \PWM_Red:Net_82\ to \USBFS:Net_287\
Aliasing \PWM_Red:Net_72\ to \USBFS:Net_287\
Aliasing \PWM_Green:Net_81\ to \PWM_Red:Net_81\
Aliasing \PWM_Green:Net_75\ to \USBFS:Net_287\
Aliasing \PWM_Green:Net_69\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \PWM_Green:Net_66\ to \USBFS:Net_287\
Aliasing \PWM_Green:Net_82\ to \USBFS:Net_287\
Aliasing \PWM_Green:Net_72\ to \USBFS:Net_287\
Aliasing \PWM_Blue:Net_81\ to \PWM_Red:Net_81\
Aliasing \PWM_Blue:Net_75\ to \USBFS:Net_287\
Aliasing \PWM_Blue:Net_69\ to \USBFS:tmpOE__Dp_net_0\
Aliasing \PWM_Blue:Net_66\ to \USBFS:Net_287\
Aliasing \PWM_Blue:Net_82\ to \USBFS:Net_287\
Aliasing \PWM_Blue:Net_72\ to \USBFS:Net_287\
Removing Rhs of wire \USBFS:Net_203\[0] = \USBFS:Net_287\[1]
Removing Rhs of wire zero[8] = \USBFS:Net_203\[0]
Removing Rhs of wire one[9] = \USBFS:tmpOE__Dp_net_0\[3]
Removing Lhs of wire \USBFS:dma_nrq_7\[21] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_6\[22] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_5\[23] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_4\[24] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_3\[25] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_2\[26] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_1\[27] = zero[8]
Removing Lhs of wire \USBFS:dma_nrq_0\[28] = zero[8]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[38] = one[9]
Removing Lhs of wire \USBFS:Net_155\[43] = zero[8]
Removing Lhs of wire \USBFS:Net_162\[44] = zero[8]
Removing Lhs of wire \USBFS:Net_165\[45] = zero[8]
Removing Lhs of wire \USBFS:Net_167\[46] = zero[8]
Removing Lhs of wire \USBFS:Net_170\[47] = zero[8]
Removing Lhs of wire \USBFS:Net_173\[48] = zero[8]
Removing Lhs of wire \USBFS:Net_189\[49] = zero[8]
Removing Lhs of wire \USBFS:Net_186\[50] = zero[8]
Removing Lhs of wire \CapSense:Net_104\[71] = zero[8]
Removing Lhs of wire \CapSense:Net_312\[75] = zero[8]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[78] = one[9]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[85] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_12\[87] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_11\[88] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_10\[89] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_9\[90] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_8\[91] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_7\[92] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_6\[93] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_5\[94] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[95] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[96] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[97] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[98] = one[9]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[99] = one[9]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[129] = one[9]
Removing Lhs of wire \EZI2C:Net_459\[135] = zero[8]
Removing Lhs of wire \EZI2C:Net_652\[136] = zero[8]
Removing Lhs of wire \EZI2C:Net_452\[137] = zero[8]
Removing Lhs of wire \EZI2C:Net_1194\[138] = zero[8]
Removing Lhs of wire \EZI2C:Net_1195\[139] = zero[8]
Removing Lhs of wire \EZI2C:Net_1196\[140] = zero[8]
Removing Lhs of wire \EZI2C:Net_654\[141] = zero[8]
Removing Lhs of wire \EZI2C:Net_1170\[144] = \EZI2C:Net_847\[134]
Removing Lhs of wire \EZI2C:Net_990\[145] = zero[8]
Removing Lhs of wire \EZI2C:Net_909\[146] = zero[8]
Removing Lhs of wire \EZI2C:Net_663\[147] = zero[8]
Removing Lhs of wire \EZI2C:tmpOE__sda_net_0\[149] = one[9]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[155] = one[9]
Removing Lhs of wire \EZI2C:Net_1175\[164] = zero[8]
Removing Lhs of wire \EZI2C:Net_747\[165] = zero[8]
Removing Lhs of wire \UART:Net_459\[189] = zero[8]
Removing Lhs of wire \UART:Net_652\[190] = zero[8]
Removing Lhs of wire \UART:Net_452\[191] = zero[8]
Removing Lhs of wire \UART:Net_1194\[192] = zero[8]
Removing Lhs of wire \UART:Net_1195\[193] = zero[8]
Removing Lhs of wire \UART:Net_1196\[194] = zero[8]
Removing Lhs of wire \UART:Net_654\[195] = zero[8]
Removing Lhs of wire \UART:Net_1170\[198] = \UART:Net_847\[188]
Removing Lhs of wire \UART:Net_990\[199] = zero[8]
Removing Lhs of wire \UART:Net_909\[200] = zero[8]
Removing Lhs of wire \UART:Net_663\[201] = zero[8]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[203] = one[9]
Removing Lhs of wire \UART:Net_1175\[211] = zero[8]
Removing Lhs of wire \UART:Net_747\[212] = zero[8]
Removing Lhs of wire tmpOE__Pin_RedLED_net_0[237] = one[9]
Removing Lhs of wire tmpOE__Pin_GreenLED_net_0[245] = one[9]
Removing Lhs of wire tmpOE__Pin_BlueLED_net_0[253] = one[9]
Removing Lhs of wire \PWM_Red:Net_81\[267] = Net_1989[278]
Removing Lhs of wire \PWM_Red:Net_75\[268] = zero[8]
Removing Lhs of wire \PWM_Red:Net_69\[269] = one[9]
Removing Lhs of wire \PWM_Red:Net_66\[270] = zero[8]
Removing Lhs of wire \PWM_Red:Net_82\[271] = zero[8]
Removing Lhs of wire \PWM_Red:Net_72\[272] = zero[8]
Removing Lhs of wire \PWM_Green:Net_81\[280] = Net_1989[278]
Removing Lhs of wire \PWM_Green:Net_75\[281] = zero[8]
Removing Lhs of wire \PWM_Green:Net_69\[282] = one[9]
Removing Lhs of wire \PWM_Green:Net_66\[283] = zero[8]
Removing Lhs of wire \PWM_Green:Net_82\[284] = zero[8]
Removing Lhs of wire \PWM_Green:Net_72\[285] = zero[8]
Removing Lhs of wire \PWM_Blue:Net_81\[292] = Net_1989[278]
Removing Lhs of wire \PWM_Blue:Net_75\[293] = zero[8]
Removing Lhs of wire \PWM_Blue:Net_69\[294] = one[9]
Removing Lhs of wire \PWM_Blue:Net_66\[295] = zero[8]
Removing Lhs of wire \PWM_Blue:Net_82\[296] = zero[8]
Removing Lhs of wire \PWM_Blue:Net_72\[297] = zero[8]

------------------------------------------------------
Aliased 0 equations, 88 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj" -dcpsoc3 CY8CKIT_046_USB_Mouse.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.659ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Saturday, 22 April 2017 10:43:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier Barragan\Documents\PSoC Creator\CY8CKIT_046_USB_Mouse\CY8CKIT_046_USB_Mouse.cydsn\CY8CKIT_046_USB_Mouse.cyprj -d CY8C4248BZI-L489 CY8CKIT_046_USB_Mouse.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff7\
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff6\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff13
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            input => \USBFS:Net_254\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            input => \USBFS:Net_235\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Left__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Right__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Up__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Down__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Centre__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(5)\
        Attributes:
            Alias: RadialSlider0_e0__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(5)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(6)\
        Attributes:
            Alias: RadialSlider0_e1__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(6)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(7)\
        Attributes:
            Alias: RadialSlider0_e2__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(7)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(8)\
        Attributes:
            Alias: RadialSlider0_e3__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(8)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(8)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(9)\
        Attributes:
            Alias: RadialSlider0_e4__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(9)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(9)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(10)\
        Attributes:
            Alias: RadialSlider0_e5__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(10)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(10)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(11)\
        Attributes:
            Alias: RadialSlider0_e6__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(11)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(11)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(12)\
        Attributes:
            Alias: RadialSlider0_e7__RS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(12)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(12)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => \EZI2C:Net_581\ ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => \EZI2C:Net_580\ ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_RedLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLED(0)__PA ,
            input => Net_1144 ,
            annotation => Net_38 ,
            pad => Pin_RedLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GreenLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GreenLED(0)__PA ,
            input => Net_1207 ,
            annotation => Net_130 ,
            pad => Pin_GreenLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BlueLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BlueLED(0)__PA ,
            input => Net_1239 ,
            annotation => Net_131 ,
            pad => Pin_BlueLED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:high_int\
        PORT MAP (
            interrupt => \USBFS:Net_237\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:med_int\
        PORT MAP (
            interrupt => \USBFS:Net_259\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:lo_int\
        PORT MAP (
            interrupt => \USBFS:Net_258\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_100\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1218 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   26 :   72 :   98 : 26.53 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    1 :    2 : 50.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    3 :    5 :    8 : 37.50 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   63 :   64 :  1.56 %
  Unique P-terms              :    0 :  128 :  128 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    8 :    8 :  0.00 %
  Status Cells                :    0 :    8 :    8 :  0.00 %
  Control Cells               :    0 :    8 :    8 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    1 :    2 : 50.00 %
  8-bit IDAC                  :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.029ms
Tech mapping phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.9007858s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.529ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0324959 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_245_0\ {
    source0
    swh_13
    amuxbusa_csd
    P7_P47
    p7_7
    P7_P46
    p7_6
    P7_P44
    p7_4
    P7_P45
    p7_5
    P7_P43
    p7_3
    P7_P42
    p7_2
    P0_P46
    p0_6
    P0_P40
    p0_0
    P4_P45
    p4_5
    P0_P41
    p0_1
    P4_P46
    p4_6
    P4_P47
    p4_7
    P4_P44
    p4_4
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    cmod0
    swhv_6
    p4_2
    P4_P42
  }
}
Map of item to net {
  source0                                          -> \CapSense:Net_245_0\
  swh_13                                           -> \CapSense:Net_245_0\
  amuxbusa_csd                                     -> \CapSense:Net_245_0\
  P7_P47                                           -> \CapSense:Net_245_0\
  p7_7                                             -> \CapSense:Net_245_0\
  P7_P46                                           -> \CapSense:Net_245_0\
  p7_6                                             -> \CapSense:Net_245_0\
  P7_P44                                           -> \CapSense:Net_245_0\
  p7_4                                             -> \CapSense:Net_245_0\
  P7_P45                                           -> \CapSense:Net_245_0\
  p7_5                                             -> \CapSense:Net_245_0\
  P7_P43                                           -> \CapSense:Net_245_0\
  p7_3                                             -> \CapSense:Net_245_0\
  P7_P42                                           -> \CapSense:Net_245_0\
  p7_2                                             -> \CapSense:Net_245_0\
  P0_P46                                           -> \CapSense:Net_245_0\
  p0_6                                             -> \CapSense:Net_245_0\
  P0_P40                                           -> \CapSense:Net_245_0\
  p0_0                                             -> \CapSense:Net_245_0\
  P4_P45                                           -> \CapSense:Net_245_0\
  p4_5                                             -> \CapSense:Net_245_0\
  P0_P41                                           -> \CapSense:Net_245_0\
  p0_1                                             -> \CapSense:Net_245_0\
  P4_P46                                           -> \CapSense:Net_245_0\
  p4_6                                             -> \CapSense:Net_245_0\
  P4_P47                                           -> \CapSense:Net_245_0\
  p4_7                                             -> \CapSense:Net_245_0\
  P4_P44                                           -> \CapSense:Net_245_0\
  p4_4                                             -> \CapSense:Net_245_0\
  idac0_out                                        -> \CapSense:Net_245_0\
  swhv_1                                           -> \CapSense:Net_245_0\
  cmod0                                            -> \CapSense:Net_398\
  swhv_6                                           -> \CapSense:Net_398\
  p4_2                                             -> \CapSense:Net_398\
  P4_P42                                           -> \CapSense:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   15 :   16 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 110, final cost is 110 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS:med_int\
        PORT MAP (
            interrupt => \USBFS:Net_259\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_100\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1218 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(30)] 
    interrupt: Name =\USBFS:high_int\
        PORT MAP (
            interrupt => \USBFS:Net_237\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(31)] 
    interrupt: Name =\USBFS:lo_int\
        PORT MAP (
            interrupt => \USBFS:Net_258\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(9)\
    Attributes:
        Alias: RadialSlider0_e4__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(9)\__PA ,
        pad => \CapSense:Sns(9)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(8)\
    Attributes:
        Alias: RadialSlider0_e3__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(8)\__PA ,
        pad => \CapSense:Sns(8)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Centre__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => \EZI2C:Net_580\ ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => \EZI2C:Net_581\ ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Up__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Left__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Down__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Right__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_RedLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLED(0)__PA ,
        input => Net_1144 ,
        annotation => Net_38 ,
        pad => Pin_RedLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_GreenLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GreenLED(0)__PA ,
        input => Net_1207 ,
        annotation => Net_130 ,
        pad => Pin_GreenLED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_BlueLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BlueLED(0)__PA ,
        input => Net_1239 ,
        annotation => Net_131 ,
        pad => Pin_BlueLED(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 7 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Sns(7)\
    Attributes:
        Alias: RadialSlider0_e2__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(7)\__PA ,
        pad => \CapSense:Sns(7)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(6)\
    Attributes:
        Alias: RadialSlider0_e1__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(6)\__PA ,
        pad => \CapSense:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(5)\
    Attributes:
        Alias: RadialSlider0_e0__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(5)\__PA ,
        pad => \CapSense:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(12)\
    Attributes:
        Alias: RadialSlider0_e7__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(12)\__PA ,
        pad => \CapSense:Sns(12)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(11)\
    Attributes:
        Alias: RadialSlider0_e6__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(11)\__PA ,
        pad => \CapSense:Sns(11)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(10)\
    Attributes:
        Alias: RadialSlider0_e5__RS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(10)\__PA ,
        pad => \CapSense:Sns(10)_PAD\ );
    Properties:
    {
    }

Port 8 is empty
Port 9 is empty
Port 10 is empty
Port 11 is empty
Port 12 is empty
Port 13 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_100\ );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "0"
            id = "4a45c272-215d-4634-b375-b0b9f41c254a/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "1"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        input => \USBFS:Net_254\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        input => \USBFS:Net_235\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \CapSense:Net_420_ff7\ ,
            ff_div_6 => \CapSense:Net_429_ff6\ ,
            ff_div_11 => Net_1989_ff11 ,
            ff_div_12 => Net_1989_ff12 ,
            ff_div_13 => Net_1989_ff13 ,
            ff_div_2 => \EZI2C:Net_847_ff2\ ,
            ff_div_3 => \UART:Net_847_ff3\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    p4usbcell: Name =\USBFS:cy_m0s8_usb\
        PORT MAP (
            dp => \USBFS:Net_254\ ,
            dm => \USBFS:Net_235\ ,
            interrupt_lo => \USBFS:Net_258\ ,
            interrupt_med => \USBFS:Net_259\ ,
            interrupt_hi => \USBFS:Net_237\ ,
            dsi_usb_sof => Net_1254 ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ );
        Properties:
        {
            cy_registers = ""
        }
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff2\ ,
            interrupt => Net_1218 ,
            tx => \EZI2C:Net_1062\ ,
            rts => \EZI2C:Net_1053\ ,
            mosi_m => \EZI2C:Net_1061\ ,
            select_m_3 => \EZI2C:ss_3\ ,
            select_m_2 => \EZI2C:ss_2\ ,
            select_m_1 => \EZI2C:ss_1\ ,
            select_m_0 => \EZI2C:ss_0\ ,
            sclk_m => \EZI2C:Net_1059\ ,
            miso_s => \EZI2C:Net_1055\ ,
            scl => \EZI2C:Net_580\ ,
            sda => \EZI2C:Net_581\ ,
            tx_req => Net_1221 ,
            rx_req => Net_1220 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_1230 ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_1233 ,
            rx_req => Net_1232 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff6\ ,
            clk2 => \CapSense:Net_420_ff7\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 13
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Blue:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1195 ,
            tr_overflow => Net_1194 ,
            tr_compare_match => Net_1196 ,
            line_out => Net_1239 ,
            line_out_compl => Net_1262 ,
            interrupt => Net_1193 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_Red:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff13 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1215 ,
            tr_overflow => Net_1214 ,
            tr_compare_match => Net_1216 ,
            line_out => Net_1144 ,
            line_out_compl => Net_1264 ,
            interrupt => Net_1213 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_Green:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff12 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1205 ,
            tr_overflow => Net_1204 ,
            tr_compare_match => Net_1206 ,
            line_out => Net_1207 ,
            line_out_compl => Net_1263 ,
            interrupt => Net_1203 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
Smart IO Ports group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(9)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(8)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(4)\ | 
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:Net_1062\)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:scl(0)\ | FB(\EZI2C:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:sda(0)\ | FB(\EZI2C:Net_581\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | In(__ONE__), Analog(\CapSense:Net_398\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(2)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(3)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | 
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   5 |   2 |     * |      NONE |     HI_Z_DIGITAL |      Pin_RedLED(0) | In(Net_1144)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Pin_GreenLED(0) | In(Net_1207)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     Pin_BlueLED(0) | In(Net_1239)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   7 |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(7)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(6)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(5)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Sns(12)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Sns(11)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Sns(10)\ | 
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
  13 |   0 |     * |   FALLING |         CMOS_OUT |      \USBFS:Dp(0)\ | In(\USBFS:Net_254\)
     |   1 |     * |      NONE |         CMOS_OUT |      \USBFS:Dm(0)\ | In(\USBFS:Net_235\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.579ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CY8CKIT_046_USB_Mouse_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.569ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.869ms
API generation phase: Elapsed time ==> 23s.518ms
Dependency generation phase: Elapsed time ==> 0s.139ms
Cleanup phase: Elapsed time ==> 0s.029ms
