// Seed: 3508419369
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    output wire id_3,
    input id_4
);
  generate
    for (id_5 = id_0[1]; 1; id_3 = id_0) begin : id_6
      assign id_3 = id_4;
    end
  endgenerate
endmodule
