

================================================================
== Vivado HLS Report for 'bin_dense'
================================================================
* Date:           Wed Mar 24 20:06:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.178|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+-----------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+-----------+----------+
        |- LOOP_DENSE_O       |    ?|    ?|         ?|          -|          -| 0 ~ 65535 |    no    |
        | + LOOP_DENSE_I      |    ?|    ?|        13|          -|          -|          ?|    no    |
        |  ++ LOOP_DENSE_I.1  |    8|    8|         4|          -|          -|          2|    no    |
        |  ++ LOOP_DENSE_I.2  |    2|    2|         1|          -|          -|          2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 10 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 9 4 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_m_1_V = alloca i16"   --->   Operation 13 'alloca' 'sum_m_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_m_1_V_3 = alloca i16"   --->   Operation 14 'alloca' 'sum_m_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_outputs_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs)" [cpp/accel/Accel.cpp:583]   --->   Operation 15 'read' 'n_outputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_inputs_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs)" [cpp/accel/Accel.cpp:583]   --->   Operation 16 'read' 'n_inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%o_index_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_4)" [cpp/accel/Accel.cpp:583]   --->   Operation 17 'read' 'o_index_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)" [cpp/accel/Accel.cpp:583]   --->   Operation 18 'read' 'd_o_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)" [cpp/accel/Accel.cpp:583]   --->   Operation 19 'read' 'd_i_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer_type_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %layer_type_V)" [cpp/accel/Accel.cpp:583]   --->   Operation 20 'read' 'layer_type_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V_read, -2" [cpp/accel/Accel.cpp:594]   --->   Operation 21 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %o_index_V_4_read to i17" [cpp/accel/Accel.cpp:606]   --->   Operation 22 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i16 %o_index_V_4_read to i6" [cpp/accel/Accel.cpp:607]   --->   Operation 23 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %d_o_idx_V_read, i11 0)" [cpp/accel/Accel.cpp:689]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp_s to i64" [cpp/accel/Accel.cpp:689]   --->   Operation 25 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dmem_V_3_addr_1 = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:689]   --->   Operation 26 'getelementptr' 'dmem_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_31 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %d_i_idx_V_read, i1 false)" [cpp/accel/Accel.cpp:619]   --->   Operation 27 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i2 %tmp_31 to i3" [cpp/accel/Accel.cpp:614]   --->   Operation 28 'zext' 'zext_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i16 %n_inputs_read to i22" [cpp/accel/Accel.cpp:614]   --->   Operation 29 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.06ns)   --->   "br label %_ZN8ap_fixedILi16ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [cpp/accel/Accel.cpp:605]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 [ -1, %._crit_edge ], [ %prediction_V_2, %LOOP_DENSE_O_end ]"   --->   Operation 31 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i16 [ -16384, %._crit_edge ], [ %best_out_V_2, %LOOP_DENSE_O_end ]"   --->   Operation 32 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_01227_0 = phi i16 [ 0, %._crit_edge ], [ %o_V, %LOOP_DENSE_O_end ]"   --->   Operation 33 'phi' 'p_01227_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i22 [ 0, %._crit_edge ], [ %add_ln1599, %LOOP_DENSE_O_end ]" [cpp/accel/Accel.cpp:605]   --->   Operation 34 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.59ns)   --->   "%add_ln1599 = add i22 %phi_mul1, %zext_ln1352" [cpp/accel/Accel.cpp:605]   --->   Operation 35 'add' 'add_ln1599' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.49ns)   --->   "%icmp_ln605 = icmp eq i16 %p_01227_0, %n_outputs_read" [cpp/accel/Accel.cpp:605]   --->   Operation 37 'icmp' 'icmp_ln605' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.48ns)   --->   "%o_V = add i16 %p_01227_0, 1" [cpp/accel/Accel.cpp:605]   --->   Operation 38 'add' 'o_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln605, label %3, label %LOOP_DENSE_O_begin" [cpp/accel/Accel.cpp:605]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %p_01227_0 to i17" [cpp/accel/Accel.cpp:606]   --->   Operation 40 'zext' 'rhs_V' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.48ns)   --->   "%add_ln1353 = add i16 %o_index_V_4_read, %p_01227_0" [cpp/accel/Accel.cpp:606]   --->   Operation 41 'add' 'add_ln1353' <Predicate = (!icmp_ln605)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.48ns)   --->   "%ret_V = add i17 %lhs_V, %rhs_V" [cpp/accel/Accel.cpp:606]   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln605)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_V_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln1353, i32 6)" [cpp/accel/Accel.cpp:606]   --->   Operation 43 'bitselect' 'ret_V_22' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %ret_V, i32 7, i32 16)" [cpp/accel/Accel.cpp:608]   --->   Operation 44 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %ret_V_22, i10 %trunc_ln6)" [cpp/accel/Accel.cpp:608]   --->   Operation 45 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln608 = zext i12 %tmp_32 to i64" [cpp/accel/Accel.cpp:608]   --->   Operation 46 'zext' 'zext_ln608' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dmem_V_3_addr = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln608" [cpp/accel/Accel.cpp:608]   --->   Operation 47 'getelementptr' 'dmem_V_3_addr' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.66ns)   --->   "%o_word_V_4 = load i64* %dmem_V_3_addr, align 8" [cpp/accel/Accel.cpp:608]   --->   Operation 48 'load' 'o_word_V_4' <Predicate = (!icmp_ln605)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln879_9 = icmp eq i2 %layer_type_V_read, -1" [cpp/accel/Accel.cpp:685]   --->   Operation 49 'icmp' 'icmp_ln879_9' <Predicate = (icmp_ln605)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_9, label %4, label %._crit_edge1985" [cpp/accel/Accel.cpp:685]   --->   Operation 50 'br' <Predicate = (icmp_ln605)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %p_Val2_s)" [cpp/accel/Accel.cpp:688]   --->   Operation 51 'bitconcatenate' 'p_Result_9' <Predicate = (icmp_ln605 & icmp_ln879_9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.66ns)   --->   "store i64 %p_Result_9, i64* %dmem_V_3_addr_1, align 8" [cpp/accel/Accel.cpp:689]   --->   Operation 52 'store' <Predicate = (icmp_ln605 & icmp_ln879_9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge1985" [cpp/accel/Accel.cpp:690]   --->   Operation 53 'br' <Predicate = (icmp_ln605 & icmp_ln879_9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:691]   --->   Operation 54 'ret' <Predicate = (icmp_ln605)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str37) nounwind" [cpp/accel/Accel.cpp:605]   --->   Operation 55 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [cpp/accel/Accel.cpp:605]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = trunc i16 %p_01227_0 to i6" [cpp/accel/Accel.cpp:607]   --->   Operation 57 'trunc' 'trunc_ln209_2' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%o_offset_V = add i6 %trunc_ln209, %trunc_ln209_2" [cpp/accel/Accel.cpp:607]   --->   Operation 58 'add' 'o_offset_V' <Predicate = (icmp_ln879)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (2.66ns)   --->   "%o_word_V_4 = load i64* %dmem_V_3_addr, align 8" [cpp/accel/Accel.cpp:608]   --->   Operation 59 'load' 'o_word_V_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:613]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_5 = phi i16 [ 0, %LOOP_DENSE_O_begin ], [ %p_0263_1, %LOOP_DENSE_I_end ]" [cpp/accel/Accel.cpp:637]   --->   Operation 61 'phi' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0259_0 = phi i16 [ 0, %LOOP_DENSE_O_begin ], [ %i_V, %LOOP_DENSE_I_end ]"   --->   Operation 62 'phi' 'p_0259_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.49ns)   --->   "%icmp_ln887 = icmp ult i16 %p_0259_0, %n_inputs_read" [cpp/accel/Accel.cpp:613]   --->   Operation 63 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %LOOP_DENSE_I_begin, label %LOOP_DENSE_O_end" [cpp/accel/Accel.cpp:613]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str38) nounwind" [cpp/accel/Accel.cpp:613]   --->   Operation 65 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [cpp/accel/Accel.cpp:613]   --->   Operation 66 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %p_0259_0 to i22" [cpp/accel/Accel.cpp:614]   --->   Operation 67 'zext' 'zext_ln215' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.59ns)   --->   "%ret_V_24 = add i22 %phi_mul1, %zext_ln215" [cpp/accel/Accel.cpp:614]   --->   Operation 68 'add' 'ret_V_24' <Predicate = (icmp_ln887)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%ret_V_s = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %p_0259_0, i32 7, i32 15)" [cpp/accel/Accel.cpp:619]   --->   Operation 69 'partselect' 'ret_V_s' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln544_cast = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_24, i32 7, i32 20)" [cpp/accel/Accel.cpp:616]   --->   Operation 70 'partselect' 'zext_ln544_cast' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.06ns)   --->   "br label %1" [cpp/accel/Accel.cpp:616]   --->   Operation 71 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_01227_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:659]   --->   Operation 72 'partselect' 'ret_V_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i15 %ret_V_2 to i64" [cpp/accel/Accel.cpp:660]   --->   Operation 73 'zext' 'zext_ln544_10' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%kh_mem_V_3_addr_1 = getelementptr [64 x i64]* %kh_mem_V_4, i64 0, i64 %zext_ln544_10" [cpp/accel/Accel.cpp:660]   --->   Operation 74 'getelementptr' 'kh_mem_V_3_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.66ns)   --->   "%kh_word_V_2 = load i64* %kh_mem_V_3_addr_1, align 8" [cpp/accel/Accel.cpp:660]   --->   Operation 75 'load' 'kh_word_V_2' <Predicate = (!icmp_ln887)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_0354_0 = phi i2 [ 0, %LOOP_DENSE_I_begin ], [ %j_V, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit128 ]"   --->   Operation 76 'phi' 'p_0354_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %LOOP_DENSE_I_begin ], [ %add_ln620_1, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit128 ]" [cpp/accel/Accel.cpp:620]   --->   Operation 77 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i13 %phi_mul to i14" [cpp/accel/Accel.cpp:616]   --->   Operation 78 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.64ns)   --->   "%icmp_ln887_17 = icmp eq i2 %p_0354_0, -2" [cpp/accel/Accel.cpp:616]   --->   Operation 79 'icmp' 'icmp_ln887_17' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 80 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.00ns)   --->   "%j_V = add i2 %p_0354_0, 1" [cpp/accel/Accel.cpp:616]   --->   Operation 81 'add' 'j_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_17, label %.preheader.preheader, label %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit128" [cpp/accel/Accel.cpp:616]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i2 %p_0354_0 to i3" [cpp/accel/Accel.cpp:620]   --->   Operation 83 'zext' 'zext_ln620' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.45ns)   --->   "%add_ln620_1 = add i13 2341, %phi_mul" [cpp/accel/Accel.cpp:620]   --->   Operation 84 'add' 'add_ln620_1' <Predicate = (!icmp_ln887_17)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.46ns)   --->   "%add_ln620 = add i14 %zext_ln544_cast, %zext_ln887" [cpp/accel/Accel.cpp:620]   --->   Operation 85 'add' 'add_ln620' <Predicate = (!icmp_ln887_17)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i14 %add_ln620 to i64" [cpp/accel/Accel.cpp:620]   --->   Operation 86 'zext' 'zext_ln620_1' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%wt_mem_V_3_addr = getelementptr [4682 x i64]* %wt_mem_V_4, i64 0, i64 %zext_ln620_1" [cpp/accel/Accel.cpp:620]   --->   Operation 87 'getelementptr' 'wt_mem_V_3_addr' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.00ns)   --->   "%add_ln619 = add i3 %zext_ln620, %zext_ln1352_1" [cpp/accel/Accel.cpp:619]   --->   Operation 88 'add' 'add_ln619' <Predicate = (!icmp_ln887_17)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_36 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9(i3 %add_ln619, i1 false, i9 %ret_V_s)" [cpp/accel/Accel.cpp:619]   --->   Operation 89 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i13 %tmp_36 to i64" [cpp/accel/Accel.cpp:619]   --->   Operation 90 'zext' 'zext_ln619' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%dmem_V_3_addr_2 = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln619" [cpp/accel/Accel.cpp:619]   --->   Operation 91 'getelementptr' 'dmem_V_3_addr_2' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (2.66ns)   --->   "%in_wrd_V = load i64* %dmem_V_3_addr_2, align 8" [cpp/accel/Accel.cpp:619]   --->   Operation 92 'load' 'in_wrd_V' <Predicate = (!icmp_ln887_17)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 93 [2/2] (2.66ns)   --->   "%wt_wrd_V = load i64* %wt_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:620]   --->   Operation 93 'load' 'wt_wrd_V' <Predicate = (!icmp_ln887_17)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i2 %p_0354_0 to i1" [cpp/accel/Accel.cpp:633]   --->   Operation 94 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:636]   --->   Operation 95 'br' <Predicate = (icmp_ln887_17)> <Delay = 1.06>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 96 [1/2] (2.66ns)   --->   "%in_wrd_V = load i64* %dmem_V_3_addr_2, align 8" [cpp/accel/Accel.cpp:619]   --->   Operation 96 'load' 'in_wrd_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 97 [1/2] (2.66ns)   --->   "%wt_wrd_V = load i64* %wt_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:620]   --->   Operation 97 'load' 'wt_wrd_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 98 [1/1] (0.68ns)   --->   "%ret_V_27 = xor i64 %wt_wrd_V, %in_wrd_V" [cpp/accel/Accel.cpp:622]   --->   Operation 98 'xor' 'ret_V_27' <Predicate = true> <Delay = 0.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 63)" [cpp/accel/Accel.cpp:625]   --->   Operation 99 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 61)" [cpp/accel/Accel.cpp:625]   --->   Operation 100 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 59)" [cpp/accel/Accel.cpp:625]   --->   Operation 101 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 57)" [cpp/accel/Accel.cpp:625]   --->   Operation 102 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 55)" [cpp/accel/Accel.cpp:625]   --->   Operation 103 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 53)" [cpp/accel/Accel.cpp:625]   --->   Operation 104 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 51)" [cpp/accel/Accel.cpp:625]   --->   Operation 105 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 49)" [cpp/accel/Accel.cpp:625]   --->   Operation 106 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 47)" [cpp/accel/Accel.cpp:625]   --->   Operation 107 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 45)" [cpp/accel/Accel.cpp:625]   --->   Operation 108 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 43)" [cpp/accel/Accel.cpp:625]   --->   Operation 109 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 41)" [cpp/accel/Accel.cpp:625]   --->   Operation 110 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 39)" [cpp/accel/Accel.cpp:625]   --->   Operation 111 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 37)" [cpp/accel/Accel.cpp:625]   --->   Operation 112 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 35)" [cpp/accel/Accel.cpp:625]   --->   Operation 113 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 33)" [cpp/accel/Accel.cpp:625]   --->   Operation 114 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 31)" [cpp/accel/Accel.cpp:625]   --->   Operation 115 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 29)" [cpp/accel/Accel.cpp:625]   --->   Operation 116 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 27)" [cpp/accel/Accel.cpp:625]   --->   Operation 117 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 25)" [cpp/accel/Accel.cpp:625]   --->   Operation 118 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 23)" [cpp/accel/Accel.cpp:625]   --->   Operation 119 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 21)" [cpp/accel/Accel.cpp:625]   --->   Operation 120 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 19)" [cpp/accel/Accel.cpp:625]   --->   Operation 121 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 17)" [cpp/accel/Accel.cpp:625]   --->   Operation 122 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 15)" [cpp/accel/Accel.cpp:625]   --->   Operation 123 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 13)" [cpp/accel/Accel.cpp:625]   --->   Operation 124 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 11)" [cpp/accel/Accel.cpp:625]   --->   Operation 125 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 9)" [cpp/accel/Accel.cpp:625]   --->   Operation 126 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 7)" [cpp/accel/Accel.cpp:625]   --->   Operation 127 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 5)" [cpp/accel/Accel.cpp:625]   --->   Operation 128 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 3)" [cpp/accel/Accel.cpp:625]   --->   Operation 129 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_27, i32 1)" [cpp/accel/Accel.cpp:625]   --->   Operation 130 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%ret_V_3 = call i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_37, i1 false, i1 %tmp_38, i1 false, i1 %tmp_39, i1 false, i1 %tmp_40, i1 false, i1 %tmp_41, i1 false, i1 %tmp_42, i1 false, i1 %tmp_43, i1 false, i1 %tmp_44, i1 false, i1 %tmp_45, i1 false, i1 %tmp_46, i1 false, i1 %tmp_47, i1 false, i1 %tmp_48, i1 false, i1 %tmp_49, i1 false, i1 %tmp_50, i1 false, i1 %tmp_51, i1 false, i1 %tmp_52, i1 false, i1 %tmp_53, i1 false, i1 %tmp_54, i1 false, i1 %tmp_55, i1 false, i1 %tmp_56, i1 false, i1 %tmp_57, i1 false, i1 %tmp_58, i1 false, i1 %tmp_59, i1 false, i1 %tmp_60, i1 false, i1 %tmp_61, i1 false, i1 %tmp_62, i1 false, i1 %tmp_63, i1 false, i1 %tmp_64, i1 false, i1 %tmp_65, i1 false, i1 %tmp_66, i1 false, i1 %tmp_67, i1 false, i1 %tmp_68)" [cpp/accel/Accel.cpp:625]   --->   Operation 131 'bitconcatenate' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i63 %ret_V_3 to i64" [cpp/accel/Accel.cpp:625]   --->   Operation 132 'zext' 'zext_ln1355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.98ns)   --->   "%x_V_6 = sub nsw i64 %ret_V_27, %zext_ln1355" [cpp/accel/Accel.cpp:625]   --->   Operation 133 'sub' 'x_V_6' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 60, i32 61)" [cpp/accel/Accel.cpp:626]   --->   Operation 134 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 56, i32 57)" [cpp/accel/Accel.cpp:626]   --->   Operation 135 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 52, i32 53)" [cpp/accel/Accel.cpp:626]   --->   Operation 136 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_71 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 48, i32 49)" [cpp/accel/Accel.cpp:626]   --->   Operation 137 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 44, i32 45)" [cpp/accel/Accel.cpp:626]   --->   Operation 138 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_73 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 40, i32 41)" [cpp/accel/Accel.cpp:626]   --->   Operation 139 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_74 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 36, i32 37)" [cpp/accel/Accel.cpp:626]   --->   Operation 140 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_75 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 32, i32 33)" [cpp/accel/Accel.cpp:626]   --->   Operation 141 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 28, i32 29)" [cpp/accel/Accel.cpp:626]   --->   Operation 142 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_77 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 24, i32 25)" [cpp/accel/Accel.cpp:626]   --->   Operation 143 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_78 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 20, i32 21)" [cpp/accel/Accel.cpp:626]   --->   Operation 144 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 16, i32 17)" [cpp/accel/Accel.cpp:626]   --->   Operation 145 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 12, i32 13)" [cpp/accel/Accel.cpp:626]   --->   Operation 146 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_81 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 8, i32 9)" [cpp/accel/Accel.cpp:626]   --->   Operation 147 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 4, i32 5)" [cpp/accel/Accel.cpp:626]   --->   Operation 148 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1355 = trunc i64 %x_V_6 to i2" [cpp/accel/Accel.cpp:626]   --->   Operation 149 'trunc' 'trunc_ln1355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_83 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 62, i32 63)" [cpp/accel/Accel.cpp:626]   --->   Operation 150 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_84 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 58, i32 59)" [cpp/accel/Accel.cpp:626]   --->   Operation 151 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_85 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 54, i32 55)" [cpp/accel/Accel.cpp:626]   --->   Operation 152 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_86 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 50, i32 51)" [cpp/accel/Accel.cpp:626]   --->   Operation 153 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 46, i32 47)" [cpp/accel/Accel.cpp:626]   --->   Operation 154 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_88 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 42, i32 43)" [cpp/accel/Accel.cpp:626]   --->   Operation 155 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_89 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 38, i32 39)" [cpp/accel/Accel.cpp:626]   --->   Operation 156 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_90 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 34, i32 35)" [cpp/accel/Accel.cpp:626]   --->   Operation 157 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_91 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 30, i32 31)" [cpp/accel/Accel.cpp:626]   --->   Operation 158 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_92 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 26, i32 27)" [cpp/accel/Accel.cpp:626]   --->   Operation 159 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_93 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 22, i32 23)" [cpp/accel/Accel.cpp:626]   --->   Operation 160 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 18, i32 19)" [cpp/accel/Accel.cpp:626]   --->   Operation 161 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_95 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 14, i32 15)" [cpp/accel/Accel.cpp:626]   --->   Operation 162 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_96 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 10, i32 11)" [cpp/accel/Accel.cpp:626]   --->   Operation 163 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_97 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 6, i32 7)" [cpp/accel/Accel.cpp:626]   --->   Operation 164 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_98 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 2, i32 3)" [cpp/accel/Accel.cpp:626]   --->   Operation 165 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.15>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%ret_V_4 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_35, i2 0, i2 %tmp_69, i2 0, i2 %tmp_70, i2 0, i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %tmp_82, i2 0, i2 %trunc_ln1355)" [cpp/accel/Accel.cpp:626]   --->   Operation 166 'bitconcatenate' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1355_1 = zext i62 %ret_V_4 to i63" [cpp/accel/Accel.cpp:626]   --->   Operation 167 'zext' 'zext_ln1355_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%ret_V_5 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98)" [cpp/accel/Accel.cpp:626]   --->   Operation 168 'bitconcatenate' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1355_2 = zext i62 %ret_V_5 to i63" [cpp/accel/Accel.cpp:626]   --->   Operation 169 'zext' 'zext_ln1355_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_69, i2 0, i2 %tmp_70, i2 0, i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %tmp_82, i2 0, i2 %trunc_ln1355)" [cpp/accel/Accel.cpp:626]   --->   Operation 170 'bitconcatenate' 'trunc_ln68_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln68_4 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98)" [cpp/accel/Accel.cpp:626]   --->   Operation 171 'bitconcatenate' 'trunc_ln68_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.96ns)   --->   "%add_ln68_2 = add i62 %ret_V_4, %ret_V_5" [cpp/accel/Accel.cpp:626]   --->   Operation 172 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.96ns)   --->   "%x_V = add i63 %zext_ln1355_2, %zext_ln1355_1" [cpp/accel/Accel.cpp:626]   --->   Operation 173 'add' 'x_V' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i2 %trunc_ln1355 to i4" [cpp/accel/Accel.cpp:628]   --->   Operation 174 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i2 %tmp_98 to i4" [cpp/accel/Accel.cpp:628]   --->   Operation 175 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_99 = call i59 @_ssdm_op_PartSelect.i59.i63.i32.i32(i63 %x_V, i32 4, i32 62)" [cpp/accel/Accel.cpp:627]   --->   Operation 176 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i59 %tmp_99 to i60" [cpp/accel/Accel.cpp:627]   --->   Operation 177 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i60 %trunc_ln68_3, %trunc_ln68_4" [cpp/accel/Accel.cpp:627]   --->   Operation 178 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 179 [1/1] (3.19ns) (root node of TernaryAdder)   --->   "%add_ln68_1 = add i60 %zext_ln68_1, %add_ln68" [cpp/accel/Accel.cpp:627]   --->   Operation 179 'add' 'add_ln68_1' <Predicate = true> <Delay = 3.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i4 @_ssdm_op_PartSelect.i4.i62.i32.i32(i62 %add_ln68_2, i32 4, i32 7)" [cpp/accel/Accel.cpp:628]   --->   Operation 180 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_100 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 56, i32 59)" [cpp/accel/Accel.cpp:627]   --->   Operation 181 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_101 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 48, i32 51)" [cpp/accel/Accel.cpp:627]   --->   Operation 182 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_102 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 40, i32 43)" [cpp/accel/Accel.cpp:627]   --->   Operation 183 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_103 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 32, i32 35)" [cpp/accel/Accel.cpp:627]   --->   Operation 184 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_104 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 24, i32 27)" [cpp/accel/Accel.cpp:627]   --->   Operation 185 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_105 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 16, i32 19)" [cpp/accel/Accel.cpp:627]   --->   Operation 186 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_106 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_1, i32 8, i32 11)" [cpp/accel/Accel.cpp:627]   --->   Operation 187 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i60 %add_ln68_1 to i4" [cpp/accel/Accel.cpp:627]   --->   Operation 188 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_15 = add i4 %zext_ln700, %trunc_ln9" [cpp/accel/Accel.cpp:628]   --->   Operation 189 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 190 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln700 = add i4 %add_ln700_15, %zext_ln700_1" [cpp/accel/Accel.cpp:628]   --->   Operation 190 'add' 'add_ln700' <Predicate = true> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 8.17>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%sum_m_1_V_load = load i16* %sum_m_1_V" [cpp/accel/Accel.cpp:633]   --->   Operation 191 'load' 'sum_m_1_V_load' <Predicate = (trunc_ln180)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sum_m_1_V_3_load = load i16* %sum_m_1_V_3" [cpp/accel/Accel.cpp:633]   --->   Operation 192 'load' 'sum_m_1_V_3_load' <Predicate = (!trunc_ln180)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%x_V_3 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_100, i4 0, i4 %tmp_101, i4 0, i4 %tmp_102, i4 0, i4 %tmp_103, i4 0, i4 %tmp_104, i4 0, i4 %tmp_105, i4 0, i4 %tmp_106, i4 0, i4 %trunc_ln68)" [cpp/accel/Accel.cpp:627]   --->   Operation 193 'bitconcatenate' 'x_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i60 %x_V_3 to i61" [cpp/accel/Accel.cpp:627]   --->   Operation 194 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%r_V = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_100, i4 0, i4 %tmp_101, i4 0, i4 %tmp_102, i4 0, i4 %tmp_103, i4 0, i4 %tmp_104, i4 0, i4 %tmp_105, i4 0, i4 %tmp_106)" [cpp/accel/Accel.cpp:628]   --->   Operation 195 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%r_V_6 = zext i52 %r_V to i60" [cpp/accel/Accel.cpp:628]   --->   Operation 196 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i52 %r_V to i61" [cpp/accel/Accel.cpp:628]   --->   Operation 197 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.93ns)   --->   "%add_ln700_16 = add i60 %x_V_3, %r_V_6" [cpp/accel/Accel.cpp:628]   --->   Operation 198 'add' 'add_ln700_16' <Predicate = true> <Delay = 1.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (1.93ns)   --->   "%x_V_4 = add i61 %zext_ln1503, %zext_ln68" [cpp/accel/Accel.cpp:628]   --->   Operation 199 'add' 'x_V_4' <Predicate = true> <Delay = 1.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%r_V_5 = call i45 @_ssdm_op_PartSelect.i45.i61.i32.i32(i61 %x_V_4, i32 16, i32 60)" [cpp/accel/Accel.cpp:629]   --->   Operation 200 'partselect' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%r_V_7 = zext i45 %r_V_5 to i61" [cpp/accel/Accel.cpp:629]   --->   Operation 201 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (1.94ns)   --->   "%x_V_5 = add i61 %r_V_7, %x_V_4" [cpp/accel/Accel.cpp:629]   --->   Operation 202 'add' 'x_V_5' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i4 %add_ln700 to i7" [cpp/accel/Accel.cpp:633]   --->   Operation 203 'zext' 'zext_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 0, i4 %tmp_106)" [cpp/accel/Accel.cpp:633]   --->   Operation 204 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i7 @_ssdm_op_PartSelect.i7.i61.i32.i32(i61 %x_V_5, i32 32, i32 38)" [cpp/accel/Accel.cpp:633]   --->   Operation 205 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i7 @_ssdm_op_PartSelect.i7.i60.i32.i32(i60 %add_ln700_16, i32 16, i32 22)" [cpp/accel/Accel.cpp:633]   --->   Operation 206 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1503 = add i7 %trunc_ln1503_1, %trunc_ln1503_2" [cpp/accel/Accel.cpp:633]   --->   Operation 207 'add' 'add_ln1503' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 208 [1/1] (1.37ns)   --->   "%add_ln1503_1 = add i7 %zext_ln1503_1, %trunc_ln" [cpp/accel/Accel.cpp:633]   --->   Operation 208 'add' 'add_ln1503_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln1503_2 = add i7 %add_ln1503_1, %add_ln1503" [cpp/accel/Accel.cpp:633]   --->   Operation 209 'add' 'add_ln1503_2' <Predicate = true> <Delay = 2.35> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln1503_2, i1 false)" [cpp/accel/Accel.cpp:633]   --->   Operation 210 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1503_3 = zext i8 %shl_ln3 to i9" [cpp/accel/Accel.cpp:633]   --->   Operation 211 'zext' 'zext_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (1.39ns)   --->   "%sum_m_0_V = sub i9 64, %zext_ln1503_3" [cpp/accel/Accel.cpp:633]   --->   Operation 212 'sub' 'sum_m_0_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i9 %sum_m_0_V to i16" [cpp/accel/Accel.cpp:633]   --->   Operation 213 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.54ns)   --->   "%sum_m_1_V_5 = select i1 %trunc_ln180, i16 %sext_ln68, i16 %sum_m_1_V_3_load" [cpp/accel/Accel.cpp:633]   --->   Operation 214 'select' 'sum_m_1_V_5' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.54ns)   --->   "%sum_m_1_V_6 = select i1 %trunc_ln180, i16 %sum_m_1_V_load, i16 %sext_ln68" [cpp/accel/Accel.cpp:633]   --->   Operation 215 'select' 'sum_m_1_V_6' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "store i16 %sum_m_1_V_5, i16* %sum_m_1_V_3" [cpp/accel/Accel.cpp:616]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "store i16 %sum_m_1_V_6, i16* %sum_m_1_V" [cpp/accel/Accel.cpp:616]   --->   Operation 217 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "br label %1" [cpp/accel/Accel.cpp:616]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.48>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%p_0263_1 = phi i16 [ %sum_V, %2 ], [ %tmp_V_5, %.preheader.preheader ]"   --->   Operation 219 'phi' 'p_0263_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%p_0765_0 = phi i2 [ %j_V_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 220 'phi' 'p_0765_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.64ns)   --->   "%icmp_ln887_18 = icmp eq i2 %p_0765_0, -2" [cpp/accel/Accel.cpp:636]   --->   Operation 221 'icmp' 'icmp_ln887_18' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 222 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (1.00ns)   --->   "%j_V_1 = add i2 %p_0765_0, 1" [cpp/accel/Accel.cpp:636]   --->   Operation 223 'add' 'j_V_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_18, label %LOOP_DENSE_I_end, label %2" [cpp/accel/Accel.cpp:636]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sum_m_1_V_load_1 = load i16* %sum_m_1_V" [cpp/accel/Accel.cpp:637]   --->   Operation 225 'load' 'sum_m_1_V_load_1' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%sum_m_1_V_3_load_1 = load i16* %sum_m_1_V_3" [cpp/accel/Accel.cpp:637]   --->   Operation 226 'load' 'sum_m_1_V_3_load_1' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%trunc_ln700 = trunc i2 %p_0765_0 to i1" [cpp/accel/Accel.cpp:637]   --->   Operation 227 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%select_ln700 = select i1 %trunc_ln700, i16 %sum_m_1_V_3_load_1, i16 %sum_m_1_V_load_1" [cpp/accel/Accel.cpp:637]   --->   Operation 228 'select' 'select_ln700' <Predicate = (!icmp_ln887_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (1.48ns) (out node of the LUT)   --->   "%sum_V = add i16 %select_ln700, %p_0263_1" [cpp/accel/Accel.cpp:637]   --->   Operation 229 'add' 'sum_V' <Predicate = (!icmp_ln887_18)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:636]   --->   Operation 230 'br' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_7)" [cpp/accel/Accel.cpp:638]   --->   Operation 231 'specregionend' 'empty_73' <Predicate = (icmp_ln887_18)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (1.48ns)   --->   "%i_V = add i16 %p_0259_0, 128" [cpp/accel/Accel.cpp:613]   --->   Operation 232 'add' 'i_V' <Predicate = (icmp_ln887_18)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:613]   --->   Operation 233 'br' <Predicate = (icmp_ln887_18)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.21>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%ret_V_1 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_01227_0, i32 2, i32 15)" [cpp/accel/Accel.cpp:643]   --->   Operation 234 'partselect' 'ret_V_1' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i14 %ret_V_1 to i64" [cpp/accel/Accel.cpp:644]   --->   Operation 235 'zext' 'zext_ln544' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%kh_mem_V_3_addr = getelementptr [64 x i64]* %kh_mem_V_4, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:644]   --->   Operation 236 'getelementptr' 'kh_mem_V_3_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_10 : Operation 237 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:644]   --->   Operation 237 'load' 'kh_word_V' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%kh_off_V_1 = trunc i16 %p_01227_0 to i1" [cpp/accel/Accel.cpp:647]   --->   Operation 238 'trunc' 'kh_off_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/2] (2.66ns)   --->   "%kh_word_V_2 = load i64* %kh_mem_V_3_addr_1, align 8" [cpp/accel/Accel.cpp:660]   --->   Operation 239 'load' 'kh_word_V_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %kh_word_V_2 to i16" [cpp/accel/Accel.cpp:665]   --->   Operation 240 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 32, i32 47)" [cpp/accel/Accel.cpp:668]   --->   Operation 241 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.54ns)   --->   "%ki_V_2 = select i1 %kh_off_V_1, i16 %p_Result_7, i16 %p_Result_s" [cpp/accel/Accel.cpp:664]   --->   Operation 242 'select' 'ki_V_2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 5> <Delay = 5.79>
ST_11 : Operation 243 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:644]   --->   Operation 243 'load' 'kh_word_V' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%kh_off_V = trunc i16 %p_01227_0 to i2" [cpp/accel/Accel.cpp:647]   --->   Operation 244 'trunc' 'kh_off_V' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.64ns)   --->   "%icmp_ln879_10 = icmp eq i2 %kh_off_V, 0" [cpp/accel/Accel.cpp:648]   --->   Operation 245 'icmp' 'icmp_ln879_10' <Predicate = (icmp_ln879)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_6)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.cpp:649]   --->   Operation 246 'trunc' 'tmp_V' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.64ns)   --->   "%icmp_ln879_11 = icmp eq i2 %kh_off_V, 1" [cpp/accel/Accel.cpp:650]   --->   Operation 247 'icmp' 'icmp_ln879_11' <Predicate = (icmp_ln879)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln816)   --->   "%tmp_V_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.cpp:651]   --->   Operation 248 'partselect' 'tmp_V_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.64ns)   --->   "%icmp_ln879_12 = icmp eq i2 %kh_off_V, -2" [cpp/accel/Accel.cpp:652]   --->   Operation 249 'icmp' 'icmp_ln879_12' <Predicate = (icmp_ln879)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i16 %tmp_V_5 to i10" [cpp/accel/Accel.cpp:673]   --->   Operation 250 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %trunc_ln728, i10 0)" [cpp/accel/Accel.cpp:673]   --->   Operation 251 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%r_V_3 = sext i20 %shl_ln to i36" [cpp/accel/Accel.cpp:673]   --->   Operation 252 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %ki_V_2 to i36" [cpp/accel/Accel.cpp:673]   --->   Operation 253 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_8 = mul nsw i36 %r_V_3, %sext_ln1118" [cpp/accel/Accel.cpp:673]   --->   Operation 254 'mul' 'r_V_8' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln816)   --->   "%tmp_V_6 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)" [cpp/accel/Accel.cpp:653]   --->   Operation 255 'partselect' 'tmp_V_6' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_6)   --->   "%tmp_V_7 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.cpp:655]   --->   Operation 256 'partselect' 'tmp_V_7' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_3)   --->   "%xor_ln879 = xor i1 %icmp_ln879_10, true" [cpp/accel/Accel.cpp:648]   --->   Operation 257 'xor' 'xor_ln879' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_3)   --->   "%and_ln879 = and i1 %icmp_ln879_11, %xor_ln879" [cpp/accel/Accel.cpp:650]   --->   Operation 258 'and' 'and_ln879' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_3)   --->   "%or_ln879 = or i1 %icmp_ln879_10, %icmp_ln879_11" [cpp/accel/Accel.cpp:650]   --->   Operation 259 'or' 'or_ln879' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_3)   --->   "%xor_ln879_3 = xor i1 %or_ln879, true" [cpp/accel/Accel.cpp:650]   --->   Operation 260 'xor' 'xor_ln879_3' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln879_3 = and i1 %icmp_ln879_12, %xor_ln879_3" [cpp/accel/Accel.cpp:652]   --->   Operation 261 'and' 'and_ln879_3' <Predicate = (icmp_ln879)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln816)   --->   "%select_ln879 = select i1 %and_ln879_3, i16 %tmp_V_6, i16 %tmp_V_4" [cpp/accel/Accel.cpp:652]   --->   Operation 262 'select' 'select_ln879' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln879_3 = or i1 %and_ln879_3, %and_ln879" [cpp/accel/Accel.cpp:652]   --->   Operation 263 'or' 'or_ln879_3' <Predicate = (icmp_ln879)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln879_6 = select i1 %icmp_ln879_10, i16 %tmp_V, i16 %tmp_V_7" [cpp/accel/Accel.cpp:652]   --->   Operation 264 'select' 'select_ln879_6' <Predicate = (icmp_ln879)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln816)   --->   "%nc_V_4 = select i1 %or_ln879_3, i16 %select_ln879, i16 %select_ln879_6" [cpp/accel/Accel.cpp:652]   --->   Operation 265 'select' 'nc_V_4' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (1.49ns) (out node of the LUT)   --->   "%icmp_ln816 = icmp slt i16 %tmp_V_5, %nc_V_4" [cpp/accel/Accel.cpp:657]   --->   Operation 266 'icmp' 'icmp_ln816' <Predicate = (icmp_ln879)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 7.30>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%zext_ln703 = zext i36 %r_V_8 to i37" [cpp/accel/Accel.cpp:673]   --->   Operation 267 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 48, i32 63)" [cpp/accel/Accel.cpp:673]   --->   Operation 268 'partselect' 'tmp_33' <Predicate = (kh_off_V_1)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 16, i32 31)" [cpp/accel/Accel.cpp:673]   --->   Operation 269 'partselect' 'tmp_34' <Predicate = (!kh_off_V_1)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%select_ln879_8 = select i1 %kh_off_V_1, i16 %tmp_33, i16 %tmp_34" [cpp/accel/Accel.cpp:664]   --->   Operation 270 'select' 'select_ln879_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%rhs_V_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %select_ln879_8, i12 0)" [cpp/accel/Accel.cpp:673]   --->   Operation 271 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%sext_ln728 = sext i28 %rhs_V_1 to i37" [cpp/accel/Accel.cpp:673]   --->   Operation 272 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (1.73ns) (out node of the LUT)   --->   "%ret_V_28 = add nsw i37 %sext_ln728, %zext_ln703" [cpp/accel/Accel.cpp:673]   --->   Operation 273 'add' 'ret_V_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%out_V = call i20 @_ssdm_op_PartSelect.i20.i37.i32.i32(i37 %ret_V_28, i32 14, i32 33)" [cpp/accel/Accel.cpp:673]   --->   Operation 274 'partselect' 'out_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (1.49ns)   --->   "%icmp_ln879_13 = icmp eq i16 %p_01227_0, 0" [cpp/accel/Accel.cpp:675]   --->   Operation 275 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %out_V to i22" [cpp/accel/Accel.cpp:675]   --->   Operation 276 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %p_Val2_12, i6 0)" [cpp/accel/Accel.cpp:675]   --->   Operation 277 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (1.51ns)   --->   "%icmp_ln1494 = icmp sgt i22 %sext_ln700, %shl_ln728_1" [cpp/accel/Accel.cpp:675]   --->   Operation 278 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%bvh_d_index = zext i6 %o_offset_V to i32" [cpp/accel/Accel.cpp:657]   --->   Operation 279 'zext' 'bvh_d_index' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%p_Repl2_s = zext i1 %icmp_ln816 to i32" [cpp/accel/Accel.cpp:657]   --->   Operation 280 'zext' 'p_Repl2_s' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %o_word_V_4, i32 %bvh_d_index, i32 %p_Repl2_s)" [cpp/accel/Accel.cpp:657]   --->   Operation 281 'bitset' 'p_Result_8' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node prediction_V_2)   --->   "%prediction_V = trunc i16 %p_01227_0 to i8" [cpp/accel/Accel.cpp:676]   --->   Operation 282 'trunc' 'prediction_V' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node best_out_V_2)   --->   "%trunc_ln7 = call i14 @_ssdm_op_PartSelect.i14.i37.i32.i32(i37 %ret_V_28, i32 20, i32 33)" [cpp/accel/Accel.cpp:677]   --->   Operation 283 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node best_out_V_2)   --->   "%best_out_V = sext i14 %trunc_ln7 to i16" [cpp/accel/Accel.cpp:677]   --->   Operation 284 'sext' 'best_out_V' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node o_word_V_3)   --->   "%o_word_V_2 = select i1 %icmp_ln879, i64 %p_Result_8, i64 %o_word_V_4" [cpp/accel/Accel.cpp:594]   --->   Operation 285 'select' 'o_word_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln1494_1)   --->   "%or_ln1494 = or i1 %icmp_ln879_13, %icmp_ln1494" [cpp/accel/Accel.cpp:675]   --->   Operation 286 'or' 'or_ln1494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln1494_1 = or i1 %or_ln1494, %icmp_ln879" [cpp/accel/Accel.cpp:675]   --->   Operation 287 'or' 'or_ln1494_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.77ns) (out node of the LUT)   --->   "%o_word_V_3 = select i1 %or_ln1494_1, i64 %o_word_V_2, i64 %o_word_V_4" [cpp/accel/Accel.cpp:675]   --->   Operation 288 'select' 'o_word_V_3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node prediction_V_2)   --->   "%prediction_V_1 = select i1 %icmp_ln879, i8 %p_Val2_s, i8 %prediction_V" [cpp/accel/Accel.cpp:594]   --->   Operation 289 'select' 'prediction_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.74ns) (out node of the LUT)   --->   "%prediction_V_2 = select i1 %or_ln1494_1, i8 %prediction_V_1, i8 %p_Val2_s" [cpp/accel/Accel.cpp:675]   --->   Operation 290 'select' 'prediction_V_2' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node best_out_V_2)   --->   "%best_out_V_1 = select i1 %icmp_ln879, i16 %p_Val2_12, i16 %best_out_V" [cpp/accel/Accel.cpp:594]   --->   Operation 291 'select' 'best_out_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.54ns) (out node of the LUT)   --->   "%best_out_V_2 = select i1 %or_ln1494_1, i16 %best_out_V_1, i16 %p_Val2_12" [cpp/accel/Accel.cpp:675]   --->   Operation 292 'select' 'best_out_V_2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (2.66ns)   --->   "store i64 %o_word_V_3, i64* %dmem_V_3_addr, align 8" [cpp/accel/Accel.cpp:681]   --->   Operation 293 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp)" [cpp/accel/Accel.cpp:682]   --->   Operation 294 'specregionend' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [cpp/accel/Accel.cpp:605]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('prediction.V') with incoming values : ('prediction.V', cpp/accel/Accel.cpp:675) [29]  (1.06 ns)

 <State 2>: 4.15ns
The critical path consists of the following:
	'phi' operation ('o.V') with incoming values : ('o.V', cpp/accel/Accel.cpp:605) [31]  (0 ns)
	'add' operation ('ret.V', cpp/accel/Accel.cpp:606) [43]  (1.49 ns)
	'getelementptr' operation ('dmem_V_3_addr', cpp/accel/Accel.cpp:608) [50]  (0 ns)
	'load' operation ('o_word.V', cpp/accel/Accel.cpp:608) on array 'dmem_V_4' [51]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('o_word.V', cpp/accel/Accel.cpp:608) on array 'dmem_V_4' [51]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('kh_mem_V_3_addr_1', cpp/accel/Accel.cpp:660) [238]  (0 ns)
	'load' operation ('kh_word.V', cpp/accel/Accel.cpp:660) on array 'kh_mem_V_4' [239]  (2.66 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cpp/accel/Accel.cpp:620) with incoming values : ('add_ln620_1', cpp/accel/Accel.cpp:620) [68]  (0 ns)
	'add' operation ('add_ln620', cpp/accel/Accel.cpp:620) [79]  (1.46 ns)
	'getelementptr' operation ('wt_mem_V_3_addr', cpp/accel/Accel.cpp:620) [81]  (0 ns)
	'load' operation ('wt_wrd.V', cpp/accel/Accel.cpp:620) on array 'wt_mem_V_4' [87]  (2.66 ns)

 <State 6>: 5.34ns
The critical path consists of the following:
	'load' operation ('in_wrd.V', cpp/accel/Accel.cpp:619) on array 'dmem_V_4' [86]  (2.66 ns)
	'xor' operation ('ret.V', cpp/accel/Accel.cpp:622) [88]  (0.688 ns)
	'sub' operation ('x.V', cpp/accel/Accel.cpp:625) [123]  (1.99 ns)

 <State 7>: 5.15ns
The critical path consists of the following:
	'add' operation ('x.V', cpp/accel/Accel.cpp:626) [163]  (1.96 ns)
	'add' operation ('add_ln68_1', cpp/accel/Accel.cpp:627) [169]  (3.19 ns)

 <State 8>: 8.18ns
The critical path consists of the following:
	'add' operation ('x.V', cpp/accel/Accel.cpp:628) [187]  (1.94 ns)
	'add' operation ('x.V', cpp/accel/Accel.cpp:629) [190]  (1.95 ns)
	'add' operation ('add_ln1503', cpp/accel/Accel.cpp:633) [195]  (0 ns)
	'add' operation ('add_ln1503_2', cpp/accel/Accel.cpp:633) [197]  (2.35 ns)
	'sub' operation ('sum_m[0].V', cpp/accel/Accel.cpp:633) [200]  (1.39 ns)
	'select' operation ('sum_m[1].V', cpp/accel/Accel.cpp:633) [203]  (0.549 ns)

 <State 9>: 1.49ns
The critical path consists of the following:
	'phi' operation ('sum.V') with incoming values : ('sum.V', cpp/accel/Accel.cpp:637) [211]  (0 ns)
	'add' operation ('sum.V', cpp/accel/Accel.cpp:637) [222]  (1.49 ns)

 <State 10>: 3.21ns
The critical path consists of the following:
	'load' operation ('kh_word.V', cpp/accel/Accel.cpp:660) on array 'kh_mem_V_4' [239]  (2.66 ns)
	'select' operation ('ki.V', cpp/accel/Accel.cpp:664) [246]  (0.549 ns)

 <State 11>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[251] ('r.V', cpp/accel/Accel.cpp:673) [251]  (5.79 ns)

 <State 12>: 7.31ns
The critical path consists of the following:
	'add' operation ('ret.V', cpp/accel/Accel.cpp:673) [258]  (1.74 ns)
	'icmp' operation ('icmp_ln1494', cpp/accel/Accel.cpp:675) [265]  (1.52 ns)
	'or' operation ('or_ln1494', cpp/accel/Accel.cpp:675) [283]  (0 ns)
	'or' operation ('or_ln1494_1', cpp/accel/Accel.cpp:675) [284]  (0.616 ns)
	'select' operation ('o_word.V', cpp/accel/Accel.cpp:675) [285]  (0.775 ns)
	'store' operation ('store_ln681', cpp/accel/Accel.cpp:681) of variable 'o_word.V', cpp/accel/Accel.cpp:675 on array 'dmem_V_4' [290]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
