# Single Stage Pipelined RISC Processor in Verilog

## Overview

This repository contains the Verilog implementation of a single-stage pipelined RISC processor. The processor is designed based on the Reduced Instruction Set Computing (RISC) architecture, providing a simple yet efficient computing solution.

## Block diagram
<div align = center > 
  
![image](https://github.com/cp024s/Single-cycle-RISC/assets/62211521/9b315d78-b15b-4eae-87ca-bb93875988fd)
</div>

## Features

- Single-stage pipeline design for improved instruction throughput.
- RISC architecture for simplicity and ease of understanding.
- Verilog implementation for FPGA or ASIC synthesis.

## Project Structure

- `src/`: Verilog source code files.
- `testbench/`: Testbench files for simulation.
- `docs/`: Documentation and additional resources.

## Simulation Waveform
// yet to add screenshots

## Documentation
For detailed information on the architecture, instruction set, and usage, refer to the documentation.

License
This project is licensed under the `MIT License` - see the [LICENSE](LICENSE) file for details.

