tst r0, r1 
mvnne r1, r2 
sub r3, r1, r0 
lsr r1, r3, #4 
mvn r0, r1 
