xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Jan 03, 2025 at 15:39:34 CET
xrun
	-timescale 1ns/1ps
	-input sim_model.cmd
	-incdir ../MODEL
	-64
	-licqueue
	-access +rwc
	-createdebugdb
	-errormax 1
	../MODEL/EXE.v
	../MODEL/ALU.v
	../MODEL/REGS.v
	../TESTBENCH/EXE_tb.v
Recompiling... reason: file '../TESTBENCH/EXE_tb.v' is newer than expected.
	expected: Fri Jan  3 15:35:11 2025
	actual:   Fri Jan  3 15:39:27 2025
file: ../TESTBENCH/EXE_tb.v
	module worklib.EXE_tb:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory ../MODEL given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		EXE_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.EXE_tb:v <0x3e814c24>
			streams:  12, words: 10170
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/lab/sck17/Pulpit/SCKproj1/SCK_PROJ_2/WORK/xcelium.d/worklib/EXE_tb/v/debug_db/EXE_tb)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Registers:              17      17
		Scalar wires:            3       -
		Vectored wires:          9       -
		Always blocks:           4       4
		Initial blocks:          2       2
		Pseudo assignments:      8       -
		Process Clocks:          1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.EXE_tb:v
Loading snapshot worklib.EXE_tb:v .................... Done
xcelium> source /cad/cadence_2025/xcelium/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> database -open sim_model -event -shm -into sim_model -default
Created default SHM database sim_model
xcelium> probe -all -memories -functions -tasks -depth all -database sim_model -create
Created probe 1
xcelium> run
Writing 7 to register 1
Writing 5 to register 2
Simulation complete via $finish(1) at time 62 NS + 0
../TESTBENCH/EXE_tb.v:107         #10 $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s004: Exiting on Jan 03, 2025 at 15:39:35 CET  (total: 00:00:01)
