<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-462-396  </DOCNO><DOCID>07 462 396.andO;</DOCID><JOURNAL>IEEE Computer Graphics and Applications  July 1989 v9 n4 p63(8).andM;</JOURNAL><TITLE>Reduced-complexity graphics. (RISC concepts implemented in agraphics subsystem)</TITLE><AUTHOR>Voorhies, Douglas.andM;</AUTHOR><TEXT><ABSTRACT>A reduced-instruction-set computer (RISC) design strategy isapplied to the implementation of the 3D graphics subsystem of theApollo DN10000 computer.andP;  The architecture dividesresponsibilities between a RISC-like VLSI drawing engine and ageneral-purpose processor (CPU).andP;  The RISC graphics subsystemsynthesizes pixels and writes them to a 1536 x 1024 pixel bitmap,while the CPU handles structure-walking and floating-pointcomputations.andP;  The drawing engine runs asynchronously, so a smallFIFO is used to buffer the CPU's drawing requests and parameters.andO;Several strategies are combined to reduce pixel synthesis time toone each clock cycle.andP;  Details of the design, functions, andimplementation of the dual RISC graphics system-CPU architectureare described.andP;  The design strategy did not prove as useful incolor synthesis.andM;</ABSTRACT></TEXT><DESCRIPT>Product:   Apollo Domain 10000 Personal Supercomputer (Workstation) (designand construction).andO;Topic:     Reduced-Instruction-Set ComputersSystem DesignGraphics SystemsThree-Dimensional GraphicsProcessor Architecture.andO;Feature:   illustrationcharttable.andO;Caption:   DN10000VS Drawing Engine architecture. (chart)Single- and multiple-cycle synthesis. (table)Graphics analogs of RISC CPU features. (table)andM;</DESCRIPT></DOC>