////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : compositeTest.vf
// /___/   /\     Timestamp : 08/18/2024 22:16:07
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/compositeTest.vf" -w "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/compositeTest.sch"
//Design Name: compositeTest
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module FJKC_HXILINX_compositeTest(Q, C, CLR, J, K);
   
   output             Q;

   input 	      C;	
   input 	      CLR;	
   input              J;
   input              K;
   
   parameter INIT = 1'b0;
   reg                Q = INIT;


   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 1'b0;
	else
        begin
           if(!J)
           begin
              if(K)
              Q <= 1'b0;
           end
           else
           begin
              if(!K)
              Q <= 1'b1;
              else 
              Q <= !Q;
           end
        end
     end
   
endmodule
`timescale 1ns / 1ps

module clkdiv3_MUSER_compositeTest(CLK, 
                                   CLKO);

    input CLK;
   output CLKO;
   
   wire XLXN_1;
   wire XLXN_4;
   wire XLXN_5;
   wire XLXN_6;
   
   FD #( .INIT(1'b0) ) XLXI_1 (.C(CLK), 
              .D(XLXN_4), 
              .Q(XLXN_6));
   FD #( .INIT(1'b0) ) XLXI_2 (.C(CLK), 
              .D(XLXN_6), 
              .Q(XLXN_5));
   FD_1 #( .INIT(1'b0) ) XLXI_3 (.C(CLK), 
                .D(XLXN_5), 
                .Q(XLXN_1));
   OR2  XLXI_4 (.I0(XLXN_1), 
               .I1(XLXN_5), 
               .O(CLKO));
   AND2B2  XLXI_5 (.I0(XLXN_6), 
                  .I1(XLXN_5), 
                  .O(XLXN_4));
endmodule
`timescale 1ns / 1ps

module clkdiv5_MUSER_compositeTest(CLK, 
                                   CLKO);

    input CLK;
   output CLKO;
   
   wire XLXN_18;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_38;
   
   (* HU_SET = "XLXI_6_25" *) 
   FJKC_HXILINX_compositeTest  XLXI_6 (.C(CLK), 
                                      .CLR(XLXN_18), 
                                      .J(XLXN_29), 
                                      .K(XLXN_28), 
                                      .Q(XLXN_34));
   (* HU_SET = "XLXI_7_23" *) 
   FJKC_HXILINX_compositeTest  XLXI_7 (.C(CLK), 
                                      .CLR(XLXN_18), 
                                      .J(XLXN_35), 
                                      .K(XLXN_36), 
                                      .Q(XLXN_30));
   (* HU_SET = "XLXI_8_24" *) 
   FJKC_HXILINX_compositeTest  XLXI_8 (.C(CLK), 
                                      .CLR(XLXN_18), 
                                      .J(XLXN_30), 
                                      .K(XLXN_34), 
                                      .Q(XLXN_33));
   GND  XLXI_15 (.G(XLXN_18));
   VCC  XLXI_20 (.P(XLXN_28));
   INV  XLXI_21 (.I(XLXN_30), 
                .O(XLXN_29));
   AND2B1  XLXI_22 (.I0(XLXN_33), 
                   .I1(XLXN_34), 
                   .O(XLXN_35));
   VCC  XLXI_23 (.P(XLXN_36));
   FD_1 #( .INIT(1'b0) ) XLXI_24 (.C(CLK), 
                 .D(XLXN_33), 
                 .Q(XLXN_38));
   OR2  XLXI_25 (.I0(XLXN_38), 
                .I1(XLXN_33), 
                .O(CLKO));
endmodule
`timescale 1ns / 1ps

module compositeTest(CLK, 
                     CLKO);

    input CLK;
   output CLKO;
   
   wire XLXN_1;
   
   clkdiv5_MUSER_compositeTest  XLXI_1 (.CLK(CLK), 
                                       .CLKO(XLXN_1));
   clkdiv3_MUSER_compositeTest  XLXI_3 (.CLK(XLXN_1), 
                                       .CLKO(CLKO));
endmodule
