<div align="center">

# ğŸŒŸ Week 1 â€” Day 2  
## Timing Libraries Â· Hierarchical vs Flat Synthesis Â· Flop Coding Styles

</div>

---

## ğŸ“– Table of Contents
1. â±ï¸ [Introduction to Timing Libraries (.lib)](#-1-introduction-to-timing-libraries-lib)  
   - ğŸ”¬ Library Structure  
   - ğŸŒ¡ï¸ PVT Corners  
   - ğŸ“‚ Example: `sky130_fd_sc_hd__tt_025C_1v80.lib`  
   - ğŸ—ï¸ AND Gate Flavors  
2. ğŸ—ï¸ [Hierarchical vs Flat Synthesis](#-2-hierarchical-vs-flat-synthesis)  
   - ğŸ“Œ Concept  
   - ğŸ§ª Lab Experiments (Part 1 & 2)  
3. ğŸ” [Flop Coding Styles & Optimizations](#-3-flop-coding-styles--optimizations)  
   - ğŸ’¡ Why Flops?  
   - ğŸ” Different Coding Styles  
   - ğŸ§ª Synthesis & Simulation Labs (Parts 1â€“5)  

---

# â±ï¸ 1. Introduction to Timing Libraries (.lib)

A **timing library (`.lib`)** is the *dictionary of standard cells* for synthesis.  
It tells the tool **how each logic gate behaves** in terms of **function, delay, power, and area**.  

---

### ğŸ”¬ Library Structure
Inside a `.lib`, each **cell** is described with:
- **Logic equation** (Boolean function)  
- **Pins and directions** (input/output)  
- **Timing data** (setup, hold, propagation delay)  
- **Power models** (leakage & dynamic switching)  
- **Area usage** (layout size)  

---

### ğŸŒ¡ï¸ PVT Corners
The behavior of silicon changes with **Process, Voltage, Temperature (PVT)**:

| Corner | Voltage | Temp | Process | Behavior |
|--------|---------|------|---------|----------|
| SS | 1.60 V | 125 Â°C | Slow-Slow | Worst Delay, Low Power |
| TT | 1.80 V | 25 Â°C  | Typical   | Balanced |
| FF | 1.95 V | 0 Â°C   | Fast-Fast | Best Delay, High Power |

---

### ğŸ“‚ Example Library: SKY130
**Filename:**  
`sky130_fd_sc_hd__tt_025C_1v80.lib`  

| Part | Meaning |
|------|---------|
| `sky130_fd_sc_hd` | SkyWater 130nm High-Density Cell Library |
| `tt` | Typical process corner |
| `025C` | Temperature = 25 Â°C |
| `1v80` | Operating Voltage = 1.80 V |

---

### ğŸ—ï¸ Example: AND Gate Flavors
The same **2-input AND gate** is available in multiple drive strengths for performance tuning:  

| Cell Flavor | Area (ÂµmÂ²)   | Speed      | Power Consumption | Delay |
|-------------|--------------|------------|-------------------|-------|
| **AND2_0**  | 6.25 Ã— 10â¸   | Very Slow  | Very Low          | High  |
| **AND2_2**  | 7.50 Ã— 10â¸   | Medium     | Moderate          | Medium|
| **AND2_4**  | 8.75 Ã— 10â¸   | Very Fast  | High              | Very Low |

ğŸ’¡ Designers select a flavor depending on **timing closure and power budgets**.

---

### ğŸ“‚ Liberty Snippet Example

```liberty
cell ("sky130_fd_sc_hd__a2111o_1") {
  area : 6.25;
  pin(A1) { direction : input; }
  pin(A2) { direction : input; }
  pin(B1) { direction : input; }
  pin(C1) { direction : input; }
  pin(D1) { direction : input; }
  pin(X)  { direction : output;
            function : "((A1 & A2) | B1 | C1 | D1)"; }
}
