
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124754                       # Number of seconds simulated
sim_ticks                                124754184191                       # Number of ticks simulated
final_tick                               1266389519822                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36134                       # Simulator instruction rate (inst/s)
host_op_rate                                    47023                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1964402                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920936                       # Number of bytes of host memory used
host_seconds                                 63507.45                       # Real time elapsed on the host
sim_insts                                  2294807735                       # Number of instructions simulated
sim_ops                                    2986326090                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       843520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       203392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1051008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       885120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            885120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6590                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1589                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8211                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6915                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6915                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6761457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1630342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8424631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19494                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7094912                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7094912                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7094912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6761457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1630342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15519544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149764928                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22306599                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19545906                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743945                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11020024                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10762303                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553274                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54341                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117596130                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123966508                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22306599                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12315577                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25230119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697501                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1690488                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13404544                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1097872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148460130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.319638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123230011     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272692      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327653      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1950388      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3560102      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3852751      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844475      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          665073      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756985      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148460130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148944                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827741                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116765534                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2713301                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25017588                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25486                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3938213                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2401383                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139965253                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3938213                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117230179                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1161320                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       776775                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24567090                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       786546                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138985383                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90515                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       448980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184597748                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630633733                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630633733                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35701576                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19847                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2590842                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23127804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82129                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000207                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137355409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128984415                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103949                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22794379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49201331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148460130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94792901     63.85%     63.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21844246     14.71%     78.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10953951      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7222983      4.87%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7512846      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883705      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1735074      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432427      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81997      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148460130                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         320133     59.77%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134768     25.16%     84.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80737     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101843007     78.96%     78.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082061      0.84%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21588987     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460439      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128984415                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.861246                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             535638                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004153                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407068547                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160169944                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126060884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129520053                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240744                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4197733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139197                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3938213                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         755192                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50570                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137375257                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23127804                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492552                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879882                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127598802                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21256078                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385613                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25716315                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19651260                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.851994                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126174416                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126060884                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72823600                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172991898                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.841725                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420965                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23764518                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748693                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144521917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102301863     70.79%     70.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16396444     11.35%     82.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11844198      8.20%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644953      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015448      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1064547      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4462821      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902710      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1888933      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144521917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1888933                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280009088                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278690512                       # The number of ROB writes
system.switch_cpus0.timesIdled                  34523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1304798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.497649                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.497649                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.667713                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667713                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590211847                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165638628                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146714514                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149764928                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25275996                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20708029                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2146452                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10359164                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10001910                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2587722                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98761                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112292780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             135735240                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25275996                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12589632                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29404948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6407881                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3284741                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13135278                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1676073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149225353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.112668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.536973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119820405     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2372059      1.59%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4038281      2.71%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2339972      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1837465      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1615078      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          991283      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2489650      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13721160      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149225353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168771                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906322                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111584380                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4540003                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28781273                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77225                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4242460                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4139990                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163551021                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2393                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4242460                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112148872                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         643219                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2931773                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28275684                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       983334                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162438814                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100055                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       568714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    229319398                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    755720549                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    755720549                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183767603                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45551784                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36523                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18289                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2860517                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15071462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7722560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81092                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1806565                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157114940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147570178                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        92688                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23249095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51464369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    149225353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88991419     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23105674     15.48%     75.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12497749      8.38%     83.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9235561      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8996742      6.03%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3336126      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2530751      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       340429      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       190902      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149225353                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         131597     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175437     37.39%     65.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162137     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124539061     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2002477      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18234      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13316213      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7694193      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147570178                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985345                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             469177                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444927574                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180400928                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144432963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148039355                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303870                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3114752                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125042                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4242460                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         429522                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58040                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157151463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       818564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15071462                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7722560                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18289                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1237620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1136092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2373712                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145277070                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12984643                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2293108                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20678546                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20553638                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7693903                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970034                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144433086                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144432963                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85394641                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236451979                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964398                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106874095                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131734025                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25417748                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2164317                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144982893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908618                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     91724829     63.27%     63.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25654285     17.69%     80.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10038346      6.92%     87.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5288462      3.65%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4492358      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2168505      1.50%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1013937      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1575285      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3026886      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144982893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106874095                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131734025                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19554228                       # Number of memory references committed
system.switch_cpus1.commit.loads             11956710                       # Number of loads committed
system.switch_cpus1.commit.membars              18234                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19107038                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118595127                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2722229                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3026886                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           299107780                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318547792                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 539575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106874095                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131734025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106874095                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.401321                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.401321                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713612                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713612                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653384784                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201614462                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      152774765                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36468                       # number of misc regfile writes
system.l20.replacements                          6603                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385946                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72139                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.350033                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33230.389522                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.935254                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3272.760368                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.266587                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28885.648269                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507056                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000197                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049938                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002049                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440760                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        42943                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42944                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18642                       # number of Writeback hits
system.l20.Writeback_hits::total                18642                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42943                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42944                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42943                       # number of overall hits
system.l20.overall_hits::total                  42944                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6590                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6603                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6590                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6603                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6590                       # number of overall misses
system.l20.overall_misses::total                 6603                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3175867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1580623443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1583799310                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3175867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1580623443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1583799310                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3175867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1580623443                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1583799310                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49533                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49547                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18642                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18642                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49533                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49547                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49533                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49547                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.133043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133267                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.133043                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133267                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.133043                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133267                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239851.812291                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239860.564895                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239851.812291                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239860.564895                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244297.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239851.812291                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239860.564895                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5311                       # number of writebacks
system.l20.writebacks::total                     5311                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6590                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6603                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6590                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6603                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6590                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6603                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1185247905                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1187643447                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1185247905                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1187643447                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2395542                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1185247905                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1187643447                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.133043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133267                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.133043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133267                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.133043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133267                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179855.524279                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179864.220354                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179855.524279                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179864.220354                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 184272.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179855.524279                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179864.220354                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1608                       # number of replacements
system.l21.tagsinuse                     65535.893565                       # Cycle average of tags in use
system.l21.total_refs                          444361                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67144                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.618030                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43920.489584                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.459341                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   797.274452                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20610.670189                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.670173                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000251                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012165                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.314494                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33801                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33803                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11876                       # number of Writeback hits
system.l21.Writeback_hits::total                11876                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        33821                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33823                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        33821                       # number of overall hits
system.l21.overall_hits::total                  33823                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1589                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1608                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1589                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1608                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1589                       # number of overall misses
system.l21.overall_misses::total                 1608                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5599714                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    458501912                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      464101626                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5599714                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    458501912                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       464101626                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5599714                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    458501912                       # number of overall miss cycles
system.l21.overall_miss_latency::total      464101626                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35390                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35411                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11876                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11876                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35410                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35431                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35410                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35431                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.044900                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045410                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.044874                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045384                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.044874                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045384                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 294721.789474                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 288547.458779                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 288620.414179                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 294721.789474                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 288547.458779                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 288620.414179                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 294721.789474                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 288547.458779                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 288620.414179                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1604                       # number of writebacks
system.l21.writebacks::total                     1604                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1589                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1608                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1589                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1608                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1589                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1608                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4461525                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    363076352                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    367537877                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4461525                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    363076352                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    367537877                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4461525                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    363076352                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    367537877                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044900                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045410                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.044874                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045384                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.044874                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045384                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 234817.105263                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 228493.613593                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 228568.331468                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 234817.105263                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 228493.613593                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 228568.331468                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 234817.105263                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 228493.613593                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 228568.331468                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.934866                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013436641                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873265.510166                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.934866                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022332                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866883                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13404527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13404527                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13404527                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13404527                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13404527                       # number of overall hits
system.cpu0.icache.overall_hits::total       13404527                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4026399                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4026399                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4026399                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4026399                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4026399                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4026399                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13404544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13404544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13404544                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13404544                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13404544                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13404544                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       236847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       236847                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       236847                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       236847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       236847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       236847                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3365267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3365267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3365267                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3365267                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 240376.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 240376.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245026567                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.299223                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.309927                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.690073                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825429                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174571                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19243810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19243810                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23577302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23577302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23577302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23577302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       168102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       168102                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       168102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        168102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       168102                       # number of overall misses
system.cpu0.dcache.overall_misses::total       168102                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17812185715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17812185715                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17812185715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17812185715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17812185715                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17812185715                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19411912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19411912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23745404                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23745404                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23745404                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23745404                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008660                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007079                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105960.581760                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105960.581760                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105960.581760                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105960.581760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105960.581760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105960.581760                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18642                       # number of writebacks
system.cpu0.dcache.writebacks::total            18642                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       118569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       118569                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       118569                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       118569                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       118569                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       118569                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4432540421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4432540421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4432540421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4432540421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4432540421                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4432540421                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89486.613389                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89486.613389                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89486.613389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89486.613389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89486.613389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89486.613389                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.867200                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101076543                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2357765.616702                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.867200                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028633                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743377                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13135256                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13135256                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13135256                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13135256                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13135256                       # number of overall hits
system.cpu1.icache.overall_hits::total       13135256                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6352283                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6352283                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6352283                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6352283                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6352283                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6352283                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13135278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13135278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13135278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13135278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13135278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13135278                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 288740.136364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 288740.136364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 288740.136364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 288740.136364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 288740.136364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 288740.136364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5885614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5885614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5885614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5885614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5885614                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5885614                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280267.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280267.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280267.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280267.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280267.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280267.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35410                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176868698                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35666                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4959.028150                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.159362                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.840638                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902966                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097034                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9685886                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9685886                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7560645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7560645                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18264                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17246531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17246531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17246531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17246531                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90404                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          135                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90539                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90539                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90539                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7840852119                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7840852119                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9824196                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9824196                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7850676315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7850676315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7850676315                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7850676315                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9776290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9776290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7560780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7560780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17337070                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17337070                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17337070                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17337070                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009247                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005222                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005222                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86731.252146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86731.252146                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72771.822222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72771.822222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86710.437657                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86710.437657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86710.437657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86710.437657                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11876                       # number of writebacks
system.cpu1.dcache.writebacks::total            11876                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55014                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55014                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35390                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35410                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35410                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35410                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35410                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2680015425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2680015425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1318262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1318262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2681333687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2681333687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2681333687                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2681333687                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75728.042526                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75728.042526                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65913.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65913.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75722.498927                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75722.498927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75722.498927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75722.498927                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
