<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010i-clg225-1L</Part>
        <TopModelName>conv2D0</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.492</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12</Best-caseLatency>
            <Average-caseLatency>12</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
            <Interval-min>13</Interval-min>
            <Interval-max>13</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>conv2D0.cpp:7</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>20</DSP>
            <FF>301</FF>
            <LUT>989</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_address0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_ce0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_we0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_d0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_address1</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_ce1</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_we1</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_d1</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_address0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_ce0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_q0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_address1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_ce1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_q1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>conv2D0</ModuleName>
            <BindInstances>mac_muladd_8s_8s_8ns_8_4_1_U15 mul_8s_8s_8_1_1_U3 mul_8s_8s_8_1_1_U8 mac_muladd_8s_8s_8ns_8_4_1_U26 mul_8s_8s_8_1_1_U6 mac_muladd_8s_8s_8ns_8_4_1_U19 mac_muladd_8s_8s_8ns_8_4_1_U20 mul_8s_8s_8_1_1_U1 mac_muladd_8s_8s_8ns_8_4_1_U16 mac_muladd_8s_8s_8ns_8_4_1_U15 mac_muladd_8s_8s_8ns_8_4_1_U26 mac_muladd_8s_8s_8ns_8_4_1_U19 mac_muladd_8s_8s_8ns_8_4_1_U16 mac_muladd_8s_8s_8ns_8_4_1_U20 add_ln31_6_fu_418_p2 mac_muladd_8s_8s_8ns_8_4_1_U27 mul_8s_8s_8_1_1_U9 mul_8s_8s_8_1_1_U10 mac_muladd_8s_8s_8ns_8_4_1_U28 mul_8s_8s_8_1_1_U7 mac_muladd_8s_8s_8ns_8_4_1_U21 mac_muladd_8s_8s_8ns_8_4_1_U22 mul_8s_8s_8_1_1_U2 mac_muladd_8s_8s_8ns_8_4_1_U17 mac_muladd_8s_8s_8ns_8_4_1_U27 mac_muladd_8s_8s_8ns_8_4_1_U28 mac_muladd_8s_8s_8ns_8_4_1_U21 mac_muladd_8s_8s_8ns_8_4_1_U17 mac_muladd_8s_8s_8ns_8_4_1_U22 add_ln31_14_fu_433_p2 mac_muladd_8s_8s_8ns_8_4_1_U29 mul_8s_8s_8_1_1_U11 mul_8s_8s_8_1_1_U12 mac_muladd_8s_8s_8ns_8_4_1_U30 mul_8s_8s_8_1_1_U1 mac_muladd_8s_8s_8ns_8_4_1_U23 mac_muladd_8s_8s_8ns_8_4_1_U31 mul_8s_8s_8_1_1_U4 mac_muladd_8s_8s_8ns_8_4_1_U24 mac_muladd_8s_8s_8ns_8_4_1_U29 mac_muladd_8s_8s_8ns_8_4_1_U30 mac_muladd_8s_8s_8ns_8_4_1_U23 mac_muladd_8s_8s_8ns_8_4_1_U24 mac_muladd_8s_8s_8ns_8_4_1_U31 add_ln31_22_fu_473_p2 mac_muladd_8s_8s_8ns_8_4_1_U32 mul_8s_8s_8_1_1_U13 mul_8s_8s_8_1_1_U14 mac_muladd_8s_8s_8ns_8_4_1_U33 mul_8s_8s_8_1_1_U2 mac_muladd_8s_8s_8ns_8_4_1_U25 mac_muladd_8s_8s_8ns_8_4_1_U34 mul_8s_8s_8_1_1_U5 mac_muladd_8s_8s_8ns_8_4_1_U18 mac_muladd_8s_8s_8ns_8_4_1_U32 mac_muladd_8s_8s_8ns_8_4_1_U33 mac_muladd_8s_8s_8ns_8_4_1_U25 mac_muladd_8s_8s_8ns_8_4_1_U18 mac_muladd_8s_8s_8ns_8_4_1_U34 add_ln31_30_fu_477_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2D0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.492</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2D0.cpp:7</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>301</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>989</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U15" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="acc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U3" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U8" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U26" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U6" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U19" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U20" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U1" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U16" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U15" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U26" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U19" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U16" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U20" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_418_p2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U27" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U9" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U10" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U28" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U7" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U21" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U22" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U17" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U27" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U28" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U21" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U17" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U22" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_433_p2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U29" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U11" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U12" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U30" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U1" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U23" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U31" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U4" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U24" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U29" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U30" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U23" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U24" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U31" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_22_fu_473_p2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U32" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U13" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U14" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U33" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U25" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U34" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U5" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U18" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln31_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U32" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U33" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U25" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U18" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U34" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_30_fu_477_p2" SOURCE="conv2D0.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_30"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img_in_address1" name="img_in_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce1" name="img_in_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q1" name="img_in_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="1" direction="out" srcType="signed char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_out_address0" name="img_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_out_ce0" name="img_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_we0" name="img_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_d0" name="img_out_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="img_out_address1" name="img_out_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img_out_ce1" name="img_out_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_we1" name="img_out_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_d1" name="img_out_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="2" direction="in" srcType="signed char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weights_address0" name="weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_ce0" name="weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_q0" name="weights_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weights_address1" name="weights_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_ce1" name="weights_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_q1" name="weights_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="img_in_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_in_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="img_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="img_out_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_out_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="weights_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="weights_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_in_address0">out, 4</column>
                    <column name="img_in_address1">out, 4</column>
                    <column name="img_in_q0">in, 8</column>
                    <column name="img_in_q1">in, 8</column>
                    <column name="img_out_address0">out, 2</column>
                    <column name="img_out_address1">out, 2</column>
                    <column name="img_out_d0">out, 8</column>
                    <column name="img_out_d1">out, 8</column>
                    <column name="weights_address0">out, 4</column>
                    <column name="weights_address1">out, 4</column>
                    <column name="weights_q0">in, 8</column>
                    <column name="weights_q1">in, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, unsigned char*</column>
                    <column name="img_out">out, signed char*</column>
                    <column name="weights">in, signed char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset</column>
                    <column name="img_in">img_in_ce0, port, </column>
                    <column name="img_in">img_in_q0, port, </column>
                    <column name="img_in">img_in_address1, port, offset</column>
                    <column name="img_in">img_in_ce1, port, </column>
                    <column name="img_in">img_in_q1, port, </column>
                    <column name="img_out">img_out_address0, port, offset</column>
                    <column name="img_out">img_out_ce0, port, </column>
                    <column name="img_out">img_out_we0, port, </column>
                    <column name="img_out">img_out_d0, port, </column>
                    <column name="img_out">img_out_address1, port, offset</column>
                    <column name="img_out">img_out_ce1, port, </column>
                    <column name="img_out">img_out_we1, port, </column>
                    <column name="img_out">img_out_d1, port, </column>
                    <column name="weights">weights_address0, port, offset</column>
                    <column name="weights">weights_ce0, port, </column>
                    <column name="weights">weights_q0, port, </column>
                    <column name="weights">weights_address1, port, offset</column>
                    <column name="weights">weights_ce1, port, </column>
                    <column name="weights">weights_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="unroll" location="conv2D0.cpp:14" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="conv2D0.cpp:17" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=9"/>
        <Pragma type="unroll" location="conv2D0.cpp:21" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="conv2D0.cpp:23" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="conv2D0.cpp:26" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="conv2D0.cpp:28" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="conv2D0.cpp:39" status="valid" parentFunction="conv2d0" variable="" isDirective="0" options="factor=4"/>
    </PragmaReport>
</profile>

