<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\impl\gwsynthesis\soft_usb.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\soft_usb.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 16 09:03:54 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12870</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8553</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>13</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_IN</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_IN_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.083</td>
<td>480.000
<td>0.000</td>
<td>1.042</td>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>60.001(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>107.759(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK_IN!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_24/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.510</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_stop_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CEN</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.042</td>
<td>3.662</td>
<td>5.673</td>
</tr>
<tr>
<td>2</td>
<td>0.000</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.049</td>
<td>16.651</td>
</tr>
<tr>
<td>3</td>
<td>0.128</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.064</td>
<td>16.539</td>
</tr>
<tr>
<td>4</td>
<td>0.406</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.059</td>
<td>16.256</td>
</tr>
<tr>
<td>5</td>
<td>0.499</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.064</td>
<td>16.167</td>
</tr>
<tr>
<td>6</td>
<td>0.535</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_9_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.058</td>
<td>16.126</td>
</tr>
<tr>
<td>7</td>
<td>0.699</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_11_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.058</td>
<td>15.963</td>
</tr>
<tr>
<td>8</td>
<td>0.854</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>15.804</td>
</tr>
<tr>
<td>9</td>
<td>1.006</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.017</td>
<td>15.580</td>
</tr>
<tr>
<td>10</td>
<td>1.070</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>15.587</td>
</tr>
<tr>
<td>11</td>
<td>1.191</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.052</td>
<td>15.464</td>
</tr>
<tr>
<td>12</td>
<td>1.196</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.059</td>
<td>15.466</td>
</tr>
<tr>
<td>13</td>
<td>1.198</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_8_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.068</td>
<td>15.472</td>
</tr>
<tr>
<td>14</td>
<td>1.253</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_2_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.068</td>
<td>15.417</td>
</tr>
<tr>
<td>15</td>
<td>1.294</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.059</td>
<td>15.121</td>
</tr>
<tr>
<td>16</td>
<td>1.294</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.059</td>
<td>15.121</td>
</tr>
<tr>
<td>17</td>
<td>1.354</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.017</td>
<td>15.233</td>
</tr>
<tr>
<td>18</td>
<td>1.359</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>15.299</td>
</tr>
<tr>
<td>19</td>
<td>1.498</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.052</td>
<td>14.910</td>
</tr>
<tr>
<td>20</td>
<td>1.500</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>14.910</td>
</tr>
<tr>
<td>21</td>
<td>1.500</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>14.910</td>
</tr>
<tr>
<td>22</td>
<td>1.500</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.055</td>
<td>14.910</td>
</tr>
<tr>
<td>23</td>
<td>1.512</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.064</td>
<td>14.908</td>
</tr>
<tr>
<td>24</td>
<td>1.512</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/CE</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>-0.064</td>
<td>14.908</td>
</tr>
<tr>
<td>25</td>
<td>1.675</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_13_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.029</td>
<td>14.972</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.873</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.224</td>
<td>0.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.847</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.213</td>
<td>0.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.790</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.221</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.790</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.221</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.789</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.220</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.777</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.224</td>
<td>0.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.777</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.223</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.771</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.217</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.705</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.220</td>
<td>0.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.688</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.682</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.224</td>
<td>0.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.636</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.220</td>
<td>0.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.486</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0/D</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.217</td>
<td>0.779</td>
</tr>
<tr>
<td>14</td>
<td>0.039</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_1_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[1]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.283</td>
</tr>
<tr>
<td>15</td>
<td>0.096</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/DI[1]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.332</td>
</tr>
<tr>
<td>16</td>
<td>0.098</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/DI[3]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.337</td>
</tr>
<tr>
<td>17</td>
<td>0.102</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/DI[3]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.337</td>
</tr>
<tr>
<td>18</td>
<td>0.110</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_1_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/DI[1]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.343</td>
</tr>
<tr>
<td>19</td>
<td>0.110</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_0_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/DI[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.343</td>
</tr>
<tr>
<td>20</td>
<td>0.114</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_2_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.358</td>
</tr>
<tr>
<td>21</td>
<td>0.119</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.344</td>
</tr>
<tr>
<td>22</td>
<td>0.121</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/Q</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/DI[1]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.353</td>
</tr>
<tr>
<td>23</td>
<td>0.129</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_0_s0/Q</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.373</td>
</tr>
<tr>
<td>24</td>
<td>0.136</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/wp_2_s1/Q</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/ADA[4]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.245</td>
</tr>
<tr>
<td>25</td>
<td>0.161</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/ADA[6]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.254</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.462</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.042</td>
<td>0.069</td>
<td>6.249</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.426</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.042</td>
<td>0.069</td>
<td>6.249</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.387</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/RESETN</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.083</td>
<td>-0.364</td>
<td>6.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.989</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.083</td>
<td>-0.364</td>
<td>6.249</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.953</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.083</td>
<td>-0.364</td>
<td>6.249</td>
</tr>
<tr>
<td>6</td>
<td>0.103</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>2.391</td>
<td>5.512</td>
</tr>
<tr>
<td>7</td>
<td>0.103</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>2.391</td>
<td>5.512</td>
</tr>
<tr>
<td>8</td>
<td>2.241</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>8.333</td>
<td>0.288</td>
<td>5.512</td>
</tr>
<tr>
<td>9</td>
<td>2.241</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_r_0_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>8.333</td>
<td>0.288</td>
<td>5.512</td>
</tr>
<tr>
<td>10</td>
<td>8.217</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>2.013</td>
<td>6.249</td>
</tr>
<tr>
<td>11</td>
<td>8.253</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>2.013</td>
<td>6.249</td>
</tr>
<tr>
<td>12</td>
<td>5.892</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.325</td>
<td>2.419</td>
</tr>
<tr>
<td>13</td>
<td>5.904</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.337</td>
<td>2.419</td>
</tr>
<tr>
<td>14</td>
<td>6.103</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.335</td>
<td>2.217</td>
</tr>
<tr>
<td>15</td>
<td>6.103</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.335</td>
<td>2.217</td>
</tr>
<tr>
<td>16</td>
<td>6.103</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.335</td>
<td>2.217</td>
</tr>
<tr>
<td>17</td>
<td>6.302</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.296</td>
<td>1.890</td>
</tr>
<tr>
<td>18</td>
<td>6.321</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.325</td>
<td>1.990</td>
</tr>
<tr>
<td>19</td>
<td>6.321</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_3_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.325</td>
<td>1.990</td>
</tr>
<tr>
<td>20</td>
<td>6.584</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_2_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.332</td>
<td>1.734</td>
</tr>
<tr>
<td>21</td>
<td>6.587</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_2_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.335</td>
<td>1.734</td>
</tr>
<tr>
<td>22</td>
<td>6.587</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_4_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.335</td>
<td>1.734</td>
</tr>
<tr>
<td>23</td>
<td>6.679</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.411</td>
<td>1.717</td>
</tr>
<tr>
<td>24</td>
<td>6.805</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESET</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.386</td>
<td>1.476</td>
</tr>
<tr>
<td>25</td>
<td>6.824</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_1_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.330</td>
<td>1.491</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.584</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_1_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.535</td>
</tr>
<tr>
<td>2</td>
<td>0.584</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_10_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.535</td>
</tr>
<tr>
<td>3</td>
<td>0.584</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_18_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.535</td>
</tr>
<tr>
<td>4</td>
<td>0.584</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_30_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.535</td>
</tr>
<tr>
<td>5</td>
<td>0.586</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_28_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.533</td>
</tr>
<tr>
<td>6</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_16_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.633</td>
</tr>
<tr>
<td>7</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_4_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.641</td>
</tr>
<tr>
<td>8</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_8_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.633</td>
</tr>
<tr>
<td>9</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_11_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.641</td>
</tr>
<tr>
<td>10</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_13_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.641</td>
</tr>
<tr>
<td>11</td>
<td>0.690</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_14_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.641</td>
</tr>
<tr>
<td>12</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_2_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>13</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_7_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>14</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_9_s0/PRESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>15</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_21_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>16</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_24_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>17</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_26_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>18</td>
<td>0.694</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_29_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>19</td>
<td>0.782</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/endpt0_dat_0_s1/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.733</td>
</tr>
<tr>
<td>20</td>
<td>0.782</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_0_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.733</td>
</tr>
<tr>
<td>21</td>
<td>0.786</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_27_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>22</td>
<td>0.792</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/endpt0_dat_1_s1/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.747</td>
</tr>
<tr>
<td>23</td>
<td>0.792</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/endpt0_dat_2_s1/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.747</td>
</tr>
<tr>
<td>24</td>
<td>0.792</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_5_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.747</td>
</tr>
<tr>
<td>25</td>
<td>0.792</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
<td>u_usb_uart_config/s_dte1_rate_17_s0/CLEAR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.747</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.189</td>
<td>6.189</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>5.195</td>
<td>6.195</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>5.301</td>
<td>6.301</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>5.306</td>
<td>6.306</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>5.306</td>
<td>6.306</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.306</td>
<td>6.306</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>5.306</td>
<td>6.306</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.306</td>
<td>6.306</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>5.312</td>
<td>6.312</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>5.312</td>
<td>6.312</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_stop_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.476</td>
<td>3.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_stop_s2/CLK</td>
</tr>
<tr>
<td>9.858</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C134[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_stop_s2/Q</td>
</tr>
<tr>
<td>15.148</td>
<td>5.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CEN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.042</td>
<td>1.042</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.856</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>6.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst</td>
</tr>
<tr>
<td>6.639</td>
<td>-0.182</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.662, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.290, 93.257%; tC2Q: 0.382, 6.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/F</td>
</tr>
<tr>
<td>24.581</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s2/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R67C60[3][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s2/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C60[3][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n113_s2/I1</td>
</tr>
<tr>
<td>25.366</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C60[3][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n113_s2/F</td>
</tr>
<tr>
<td>25.538</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C59[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n113_s0/I1</td>
</tr>
<tr>
<td>26.106</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C59[2][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n113_s0/F</td>
</tr>
<tr>
<td>26.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C59[2][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.170</td>
<td>3.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C59[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s1/CLK</td>
</tr>
<tr>
<td>26.106</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C59[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.959, 29.780%; route: 11.310, 67.923%; tC2Q: 0.382, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.689, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.580</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/I2</td>
</tr>
<tr>
<td>24.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/F</td>
</tr>
<tr>
<td>24.163</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/I3</td>
</tr>
<tr>
<td>24.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[0][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/F</td>
</tr>
<tr>
<td>24.630</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[3][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n119_s2/I1</td>
</tr>
<tr>
<td>25.203</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C60[3][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n119_s2/F</td>
</tr>
<tr>
<td>25.415</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n119_s0/I1</td>
</tr>
<tr>
<td>25.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n119_s0/F</td>
</tr>
<tr>
<td>25.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.185</td>
<td>3.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/CLK</td>
</tr>
<tr>
<td>26.122</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.348, 32.333%; route: 10.809, 65.354%; tC2Q: 0.382, 2.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.705, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.580</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/I2</td>
</tr>
<tr>
<td>24.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/F</td>
</tr>
<tr>
<td>24.163</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/I3</td>
</tr>
<tr>
<td>24.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[0][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/F</td>
</tr>
<tr>
<td>24.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n118_s1/I2</td>
</tr>
<tr>
<td>25.201</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C59[3][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n118_s1/F</td>
</tr>
<tr>
<td>25.203</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n118_s0/I0</td>
</tr>
<tr>
<td>25.711</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n118_s0/F</td>
</tr>
<tr>
<td>25.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.181</td>
<td>3.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/CLK</td>
</tr>
<tr>
<td>26.117</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.276, 32.457%; route: 10.598, 65.190%; tC2Q: 0.382, 2.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.580</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/I2</td>
</tr>
<tr>
<td>24.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/F</td>
</tr>
<tr>
<td>24.375</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n122_s2/I1</td>
</tr>
<tr>
<td>24.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C60[2][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n122_s2/F</td>
</tr>
<tr>
<td>25.055</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n122_s0/I1</td>
</tr>
<tr>
<td>25.622</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n122_s0/F</td>
</tr>
<tr>
<td>25.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.185</td>
<td>3.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/CLK</td>
</tr>
<tr>
<td>26.122</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C60[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 30.810%; route: 10.804, 66.824%; tC2Q: 0.382, 2.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.705, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/F</td>
</tr>
<tr>
<td>24.432</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n116_s2/I1</td>
</tr>
<tr>
<td>25.000</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n116_s2/F</td>
</tr>
<tr>
<td>25.002</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n116_s0/I1</td>
</tr>
<tr>
<td>25.581</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n116_s0/F</td>
</tr>
<tr>
<td>25.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.179</td>
<td>3.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_9_s1/CLK</td>
</tr>
<tr>
<td>26.116</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.763, 29.533%; route: 10.981, 68.095%; tC2Q: 0.382, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.699, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/F</td>
</tr>
<tr>
<td>24.581</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s2/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R67C60[3][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s2/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s0/I2</td>
</tr>
<tr>
<td>25.417</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C60[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n114_s0/F</td>
</tr>
<tr>
<td>25.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.179</td>
<td>3.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_11_s1/CLK</td>
</tr>
<tr>
<td>26.116</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.443, 27.831%; route: 11.138, 69.773%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.699, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>24.175</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n124_s1/I1</td>
</tr>
<tr>
<td>24.748</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C59[3][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n124_s1/F</td>
</tr>
<tr>
<td>24.751</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n124_s0/I0</td>
</tr>
<tr>
<td>25.258</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n124_s0/F</td>
</tr>
<tr>
<td>25.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/CLK</td>
</tr>
<tr>
<td>26.112</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 27.897%; route: 11.013, 69.683%; tC2Q: 0.382, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.484</td>
<td>3.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>9.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>11.486</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I2</td>
</tr>
<tr>
<td>12.054</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C132[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>12.059</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I3</td>
</tr>
<tr>
<td>12.348</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C132[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>13.634</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>13.925</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C131[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>14.290</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>14.579</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C133[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>15.158</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C133[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C132[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>17.185</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>17.730</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>17.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>17.780</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>17.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>17.830</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>17.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>18.131</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R63C135[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>18.141</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>18.715</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>18.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>19.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C135[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>19.400</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/I2</td>
</tr>
<tr>
<td>19.968</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R63C136[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s6/F</td>
</tr>
<tr>
<td>20.731</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s10/I3</td>
</tr>
<tr>
<td>21.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R65C135[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s10/F</td>
</tr>
<tr>
<td>22.936</td>
<td>1.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C141[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s5/I1</td>
</tr>
<tr>
<td>23.515</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C141[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s5/F</td>
</tr>
<tr>
<td>23.518</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C141[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s3/I0</td>
</tr>
<tr>
<td>24.065</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C141[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s3/F</td>
</tr>
<tr>
<td>24.485</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s1/I2</td>
</tr>
<tr>
<td>25.064</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1085_s1/F</td>
</tr>
<tr>
<td>25.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.134</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1/CLK</td>
</tr>
<tr>
<td>26.070</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.670, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 47.401%; route: 7.813, 50.144%; tC2Q: 0.382, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.653, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n121_s1/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n121_s1/F</td>
</tr>
<tr>
<td>24.463</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n121_s0/I0</td>
</tr>
<tr>
<td>25.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n121_s0/F</td>
</tr>
<tr>
<td>25.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/CLK</td>
</tr>
<tr>
<td>26.112</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 26.913%; route: 11.010, 70.634%; tC2Q: 0.382, 2.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.580</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/I2</td>
</tr>
<tr>
<td>24.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/F</td>
</tr>
<tr>
<td>24.163</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/I3</td>
</tr>
<tr>
<td>24.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[0][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s2/F</td>
</tr>
<tr>
<td>24.630</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s0/I2</td>
</tr>
<tr>
<td>24.918</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n120_s0/F</td>
</tr>
<tr>
<td>24.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.173</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/CLK</td>
</tr>
<tr>
<td>26.110</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.484, 28.995%; route: 10.598, 68.531%; tC2Q: 0.382, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/F</td>
</tr>
<tr>
<td>24.051</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n115_s1/I2</td>
</tr>
<tr>
<td>24.340</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n115_s1/F</td>
</tr>
<tr>
<td>24.342</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n115_s0/I0</td>
</tr>
<tr>
<td>24.921</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n115_s0/F</td>
</tr>
<tr>
<td>24.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.181</td>
<td>3.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/CLK</td>
</tr>
<tr>
<td>26.117</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.484, 28.991%; route: 10.600, 68.536%; tC2Q: 0.382, 2.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.700, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.755</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C59[0][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s2/F</td>
</tr>
<tr>
<td>24.638</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s0/I2</td>
</tr>
<tr>
<td>24.927</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n117_s0/F</td>
</tr>
<tr>
<td>24.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.189</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_8_s1/CLK</td>
</tr>
<tr>
<td>26.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.905, 25.238%; route: 11.185, 72.290%; tC2Q: 0.382, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.708, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>23.580</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/I2</td>
</tr>
<tr>
<td>24.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C60[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s2/F</td>
</tr>
<tr>
<td>24.583</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s0/I2</td>
</tr>
<tr>
<td>24.872</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n123_s0/F</td>
</tr>
<tr>
<td>24.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.189</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_2_s1/CLK</td>
</tr>
<tr>
<td>26.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C61[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 27.209%; route: 10.840, 70.310%; tC2Q: 0.382, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.708, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.576</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.181</td>
<td>3.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1/CLK</td>
</tr>
<tr>
<td>25.869</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.402%; route: 11.351, 75.068%; tC2Q: 0.382, 2.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.700, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.576</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.181</td>
<td>3.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1/CLK</td>
</tr>
<tr>
<td>25.869</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.402%; route: 11.351, 75.068%; tC2Q: 0.382, 2.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.700, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.484</td>
<td>3.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>9.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>11.486</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I2</td>
</tr>
<tr>
<td>12.054</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C132[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>12.059</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I3</td>
</tr>
<tr>
<td>12.348</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C132[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>13.634</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>13.925</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C131[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>14.290</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>14.579</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C133[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>15.158</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C133[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C132[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>17.185</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>17.730</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>17.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>17.780</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>17.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>17.830</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>17.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>18.131</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R63C135[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>18.376</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s5/I0</td>
</tr>
<tr>
<td>18.950</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R63C136[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s5/F</td>
</tr>
<tr>
<td>18.955</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s12/I2</td>
</tr>
<tr>
<td>19.503</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s12/F</td>
</tr>
<tr>
<td>19.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s9/I3</td>
</tr>
<tr>
<td>20.013</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R63C136[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s9/F</td>
</tr>
<tr>
<td>21.768</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1084_s8/I0</td>
</tr>
<tr>
<td>22.346</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C141[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1084_s8/F</td>
</tr>
<tr>
<td>23.858</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s3/I3</td>
</tr>
<tr>
<td>24.146</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s3/F</td>
</tr>
<tr>
<td>24.149</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s1/I2</td>
</tr>
<tr>
<td>24.716</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1086_s1/F</td>
</tr>
<tr>
<td>24.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.134</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1/CLK</td>
</tr>
<tr>
<td>26.070</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C137[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.670, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.588, 43.246%; route: 8.262, 54.243%; tC2Q: 0.382, 2.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.653, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.065</td>
<td>3.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C60[2][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/I0</td>
</tr>
<tr>
<td>23.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C60[2][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n85_s0/F</td>
</tr>
<tr>
<td>24.175</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n125_s0/I2</td>
</tr>
<tr>
<td>24.753</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/n125_s0/F</td>
</tr>
<tr>
<td>24.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/CLK</td>
</tr>
<tr>
<td>26.112</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.906, 25.533%; route: 11.010, 71.967%; tC2Q: 0.382, 2.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.173</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1/CLK</td>
</tr>
<tr>
<td>25.862</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C60[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.720%; route: 11.140, 74.715%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1/CLK</td>
</tr>
<tr>
<td>25.865</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.720%; route: 11.140, 74.715%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1/CLK</td>
</tr>
<tr>
<td>25.865</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.720%; route: 11.140, 74.715%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.365</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.176</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1/CLK</td>
</tr>
<tr>
<td>25.865</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C59[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.720%; route: 11.140, 74.715%; tC2Q: 0.382, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.362</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.185</td>
<td>3.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1/CLK</td>
</tr>
<tr>
<td>25.874</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C60[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.723%; route: 11.138, 74.711%; tC2Q: 0.382, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.705, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.455</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/CLK</td>
</tr>
<tr>
<td>9.837</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R67C111[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/s_endpt_0_s0/Q</td>
</tr>
<tr>
<td>12.052</td>
<td>2.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C96[0][B]</td>
<td>usb_txdat_7_s3/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R62C96[0][B]</td>
<td style=" background: #97FFFF;">usb_txdat_7_s3/F</td>
</tr>
<tr>
<td>14.246</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C103[3][B]</td>
<td>n310_s0/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R66C103[3][B]</td>
<td style=" background: #97FFFF;">n310_s0/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/I0</td>
</tr>
<tr>
<td>15.515</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R65C111[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1088_s42/F</td>
</tr>
<tr>
<td>15.877</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C113[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C113[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s45/F</td>
</tr>
<tr>
<td>16.845</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/I1</td>
</tr>
<tr>
<td>17.392</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C114[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1091_s44/F</td>
</tr>
<tr>
<td>19.173</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/I0</td>
</tr>
<tr>
<td>19.752</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C103[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/txpop_o_d_s/F</td>
</tr>
<tr>
<td>23.005</td>
<td>3.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/I1</td>
</tr>
<tr>
<td>23.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R68C61[1][B]</td>
<td style=" background: #97FFFF;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_12_s4/F</td>
</tr>
<tr>
<td>24.362</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.185</td>
<td>3.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1/CLK</td>
</tr>
<tr>
<td>25.874</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C60[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/rp_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.388, 22.723%; route: 11.138, 74.711%; tC2Q: 0.382, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.705, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.484</td>
<td>3.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/CLK</td>
</tr>
<tr>
<td>9.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_5_s1/Q</td>
</tr>
<tr>
<td>11.486</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/I2</td>
</tr>
<tr>
<td>12.054</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C132[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n611_s2/F</td>
</tr>
<tr>
<td>12.059</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I3</td>
</tr>
<tr>
<td>12.348</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C132[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>13.634</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>13.925</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C131[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>14.290</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>14.579</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C133[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>15.158</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C133[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C132[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>17.185</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>17.730</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>17.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>17.780</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>17.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>17.830</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C135[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>17.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C135[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>18.131</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R63C135[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>18.376</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[3][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s5/I0</td>
</tr>
<tr>
<td>18.950</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R63C136[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_17_s5/F</td>
</tr>
<tr>
<td>18.955</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s12/I2</td>
</tr>
<tr>
<td>19.503</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C136[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s12/F</td>
</tr>
<tr>
<td>19.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s9/I3</td>
</tr>
<tr>
<td>20.013</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R63C136[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s9/F</td>
</tr>
<tr>
<td>20.776</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s14/I3</td>
</tr>
<tr>
<td>21.355</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C135[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s14/F</td>
</tr>
<tr>
<td>22.268</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C138[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s13/I2</td>
</tr>
<tr>
<td>22.846</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C138[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s13/F</td>
</tr>
<tr>
<td>22.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C138[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s9/I0</td>
</tr>
<tr>
<td>22.996</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C138[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s9/O</td>
</tr>
<tr>
<td>22.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C138[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s5/I0</td>
</tr>
<tr>
<td>23.083</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C138[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1012_s5/O</td>
</tr>
<tr>
<td>23.736</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1088_s7/I0</td>
</tr>
<tr>
<td>24.304</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1088_s7/F</td>
</tr>
<tr>
<td>24.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1088_s4/I1</td>
</tr>
<tr>
<td>24.454</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1088_s4/O</td>
</tr>
<tr>
<td>24.456</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.121</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_13_s1/CLK</td>
</tr>
<tr>
<td>26.131</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.670, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.264, 48.514%; route: 7.326, 48.931%; tC2Q: 0.382, 2.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.031</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C133[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>5.364</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.255</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>7.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>7.237</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C132[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.038</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.182</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.386</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C127[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.251</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C127[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>7.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>7.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C127[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.213</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 58.621%; tC2Q: 0.144, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.032</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>5.176</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>5.511</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.253</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>7.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>7.301</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C130[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.032</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.176</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>5.511</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.253</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>7.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>7.301</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C130[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.035</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>5.179</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>5.514</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C130[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.255</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C130[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>7.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>7.303</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C130[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.029</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C133[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.173</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C133[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>5.458</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.253</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>7.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>7.235</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C130[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 66.434%; tC2Q: 0.144, 33.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.036</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.180</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_0_s0/Q</td>
</tr>
<tr>
<td>5.530</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.259</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>7.294</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>7.307</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C125[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.350, 70.850%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.038</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>5.182</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/Q</td>
</tr>
<tr>
<td>5.532</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.255</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>7.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>7.303</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C126[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.350, 70.850%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.029</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C133[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>5.173</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C133[3][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>5.592</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.249</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>7.297</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 74.423%; tC2Q: 0.144, 25.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.030</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C138[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_1_s0/CLK</td>
</tr>
<tr>
<td>5.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C138[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_1_s0/Q</td>
</tr>
<tr>
<td>5.621</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.261</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0/CLK</td>
</tr>
<tr>
<td>7.296</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0</td>
</tr>
<tr>
<td>7.309</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 75.635%; tC2Q: 0.144, 24.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.036</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>5.180</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_1_s0/Q</td>
</tr>
<tr>
<td>5.626</td>
<td>0.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.261</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>7.296</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>7.309</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C125[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 75.593%; tC2Q: 0.144, 24.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.033</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>5.177</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C128[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/Q</td>
</tr>
<tr>
<td>5.665</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.253</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>7.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>7.301</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C127[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.488, 77.215%; tC2Q: 0.144, 22.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.030</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C138[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_0_s0/CLK</td>
</tr>
<tr>
<td>5.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C138[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/LineState_0_s0/Q</td>
</tr>
<tr>
<td>5.809</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.247</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0/CLK</td>
</tr>
<tr>
<td>7.282</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0</td>
</tr>
<tr>
<td>7.295</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_linestate_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 81.515%; tC2Q: 0.144, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][A]</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>7.522</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 49.117%; tC2Q: 0.144, 50.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.251</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C64[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/CLK</td>
</tr>
<tr>
<td>7.395</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C64[3][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/Q</td>
</tr>
<tr>
<td>7.583</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.238</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/CLKA</td>
</tr>
<tr>
<td>7.487</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.188, 56.627%; tC2Q: 0.144, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.248</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/CLK</td>
</tr>
<tr>
<td>7.392</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C67[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.238</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/CLKA</td>
</tr>
<tr>
<td>7.487</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.270%; tC2Q: 0.144, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.248</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/CLK</td>
</tr>
<tr>
<td>7.392</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C67[0][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_7_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.270%; tC2Q: 0.144, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.250</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C63[1][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_1_s0/CLK</td>
</tr>
<tr>
<td>7.394</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C63[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_1_s0/Q</td>
</tr>
<tr>
<td>7.593</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.250</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C63[1][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_0_s0/CLK</td>
</tr>
<tr>
<td>7.394</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C63[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_0_s0/Q</td>
</tr>
<tr>
<td>7.593</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[12][B]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][B]</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>7.597</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.031</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C135[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1/CLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C135[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1/Q</td>
</tr>
<tr>
<td>5.375</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.006</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.255</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.200, 58.140%; tC2Q: 0.144, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.251</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C64[3][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/CLK</td>
</tr>
<tr>
<td>7.395</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R60C64[3][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/clk_cross_fifo/Q_5_s0/Q</td>
</tr>
<tr>
<td>7.604</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.209, 59.207%; tC2Q: 0.144, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[0][B]</td>
<td>usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C56[0][B]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/pkt_fifo_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>7.612</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/wp_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.243</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][A]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/wp_2_s1/CLK</td>
</tr>
<tr>
<td>7.387</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R63C57[1][A]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/wp_2_s1/Q</td>
</tr>
<tr>
<td>7.488</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td style=" font-weight:bold;">usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
<tr>
<td>7.352</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[11]</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.031</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R60C132[3][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_3_s0/Q</td>
</tr>
<tr>
<td>5.285</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.006</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.124</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.110, 43.307%; tC2Q: 0.144, 56.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.042</td>
<td>1.042</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.856</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKOUT</td>
</tr>
<tr>
<td>10.439</td>
<td>3.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/FCLK</td>
</tr>
<tr>
<td>10.404</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td>10.253</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 5.191%; route: 3.397, 94.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.042</td>
<td>1.042</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.856</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>7.042</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKOUT</td>
</tr>
<tr>
<td>10.439</td>
<td>3.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/FCLK</td>
</tr>
<tr>
<td>10.404</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td>10.289</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 5.191%; route: 3.397, 94.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.849</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.348</td>
<td>5.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C181[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/n24_s2/I0</td>
</tr>
<tr>
<td>15.855</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C181[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/n24_s2/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>RIGHTSIDE[0]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.083</td>
<td>2.083</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.083</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.897</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>8.079</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKOUT</td>
</tr>
<tr>
<td>11.914</td>
<td>3.835</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst</td>
</tr>
<tr>
<td>11.849</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 7.496%; route: 5.880, 86.854%; tC2Q: 0.382, 5.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 4.531%; route: 3.835, 95.469%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.083</td>
<td>2.083</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.083</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.897</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>8.079</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKOUT</td>
</tr>
<tr>
<td>11.914</td>
<td>3.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/FCLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td>11.726</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 4.531%; route: 3.835, 95.469%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.083</td>
<td>2.083</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.083</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.897</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKIN</td>
</tr>
<tr>
<td>8.079</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>-</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/dhcen_inst/CLKOUT</td>
</tr>
<tr>
<td>11.914</td>
<td>3.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/FCLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td>11.762</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 4.531%; route: 3.835, 95.469%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.464</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>9.831</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>14.976</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.406</td>
<td>3.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>15.371</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>15.079</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 93.333%; tC2Q: 0.368, 6.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.507, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.464</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>9.831</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>14.976</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.406</td>
<td>3.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>15.371</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>15.079</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[2][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 93.333%; tC2Q: 0.368, 6.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.507, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.464</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>9.831</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>14.976</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.217</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 93.333%; tC2Q: 0.368, 6.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.464</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>9.831</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>14.976</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.217</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 93.333%; tC2Q: 0.368, 6.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>24.120</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd/PCLK</td>
</tr>
<tr>
<td>24.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
<tr>
<td>23.932</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser16txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.888, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.466</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/CLK</td>
</tr>
<tr>
<td>9.834</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/u_oser_rst/reset_calib_s2/Q</td>
</tr>
<tr>
<td>15.715</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>24.120</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16/PCLK</td>
</tr>
<tr>
<td>24.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
<tr>
<td>23.968</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.888, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.928</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.168</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>25.821</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.976, 81.705%; tC2Q: 0.442, 18.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.928</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C130[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.180</td>
<td>3.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C130[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>25.832</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C130[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.976, 81.705%; tC2Q: 0.442, 18.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.699, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.727</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C130[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.177</td>
<td>3.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>25.830</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C130[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.775, 80.045%; tC2Q: 0.442, 19.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.727</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C130[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.177</td>
<td>3.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>25.830</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C130[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.775, 80.045%; tC2Q: 0.442, 19.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.727</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C130[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.177</td>
<td>3.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>25.830</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C130[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.775, 80.045%; tC2Q: 0.442, 19.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.399</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.139</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>25.701</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 76.587%; tC2Q: 0.442, 23.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.499</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C127[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.168</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>25.821</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C127[1][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.547, 77.764%; tC2Q: 0.442, 22.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.499</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.168</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>25.821</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.547, 77.764%; tC2Q: 0.442, 22.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.243</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.175</td>
<td>3.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>25.827</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 74.477%; tC2Q: 0.442, 25.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.694, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.243</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C126[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.177</td>
<td>3.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C126[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>25.830</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C126[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 74.477%; tC2Q: 0.442, 25.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.243</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C126[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.177</td>
<td>3.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C126[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>25.830</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C126[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 74.477%; tC2Q: 0.442, 25.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.406</td>
<td>3.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>15.849</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R58C131[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>17.124</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C134[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>24.150</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C134[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>23.803</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C134[0][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.507, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 74.236%; tC2Q: 0.442, 25.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.406</td>
<td>3.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[2][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>15.849</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R58C131[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>16.882</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>RIGHTSIDE[0]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>24.126</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>23.688</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.507, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 70.025%; tC2Q: 0.442, 29.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.509</td>
<td>3.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>17.952</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>19.001</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C126[3][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>22.481</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>26.172</td>
<td>3.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>25.825</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C126[3][A]</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.049, 70.327%; tC2Q: 0.442, 29.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.692, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.758</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_1_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 73.084%; tC2Q: 0.144, 26.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.758</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_10_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 73.084%; tC2Q: 0.144, 26.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.758</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[3][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[3][A]</td>
<td>u_usb_uart_config/s_dte1_rate_18_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[3][A]</td>
<td>u_usb_uart_config/s_dte1_rate_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 73.084%; tC2Q: 0.144, 26.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.758</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[2][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_30_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 73.084%; tC2Q: 0.144, 26.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.756</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_28_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.856</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_16_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.219</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_16_s0/CLK</td>
</tr>
<tr>
<td>7.166</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C95[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.405, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_4_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C96[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.856</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[1][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.219</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[1][B]</td>
<td>u_usb_uart_config/s_dte1_rate_8_s0/CLK</td>
</tr>
<tr>
<td>7.166</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C95[1][B]</td>
<td>u_usb_uart_config/s_dte1_rate_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.405, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[0][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[0][B]</td>
<td>u_usb_uart_config/s_dte1_rate_11_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C96[0][B]</td>
<td>u_usb_uart_config/s_dte1_rate_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[2][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_13_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C96[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[0][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[0][A]</td>
<td>u_usb_uart_config/s_dte1_rate_14_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C96[0][A]</td>
<td>u_usb_uart_config/s_dte1_rate_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[1][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[1][B]</td>
<td>u_usb_uart_config/s_dte1_rate_2_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[1][B]</td>
<td>u_usb_uart_config/s_dte1_rate_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[0][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[0][B]</td>
<td>u_usb_uart_config/s_dte1_rate_7_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[0][B]</td>
<td>u_usb_uart_config/s_dte1_rate_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[0][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_9_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[0][A]</td>
<td>u_usb_uart_config/s_dte1_rate_9_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[0][A]</td>
<td>u_usb_uart_config/s_dte1_rate_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[2][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_21_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>u_usb_uart_config/s_dte1_rate_24_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>u_usb_uart_config/s_dte1_rate_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_26_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.864</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[1][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_29_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[1][A]</td>
<td>u_usb_uart_config/s_dte1_rate_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 77.535%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/endpt0_dat_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[1][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/endpt0_dat_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[1][A]</td>
<td>u_usb_uart_config/endpt0_dat_0_s1/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C97[1][A]</td>
<td>u_usb_uart_config/endpt0_dat_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.589, 80.355%; tC2Q: 0.144, 19.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.227</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C97[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_0_s0/CLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C97[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.589, 80.355%; tC2Q: 0.144, 19.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_27_s0/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C98[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.589, 80.355%; tC2Q: 0.144, 19.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/endpt0_dat_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.970</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[1][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/endpt0_dat_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[1][A]</td>
<td>u_usb_uart_config/endpt0_dat_1_s1/CLK</td>
</tr>
<tr>
<td>7.178</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C97[1][A]</td>
<td>u_usb_uart_config/endpt0_dat_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/endpt0_dat_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.970</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[0][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/endpt0_dat_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[0][A]</td>
<td>u_usb_uart_config/endpt0_dat_2_s1/CLK</td>
</tr>
<tr>
<td>7.178</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C97[0][A]</td>
<td>u_usb_uart_config/endpt0_dat_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.970</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[2][B]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_5_s0/CLK</td>
</tr>
<tr>
<td>7.178</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C97[2][B]</td>
<td>u_usb_uart_config/s_dte1_rate_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_uart_config/s_dte1_rate_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.223</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>7.367</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>840</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>7.970</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[2][A]</td>
<td style=" font-weight:bold;">u_usb_uart_config/s_dte1_rate_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>2594</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_17_s0/CLK</td>
</tr>
<tr>
<td>7.178</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C97[2][A]</td>
<td>u_usb_uart_config/s_dte1_rate_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.459</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.648</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.566</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.450</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.644</td>
<td>1.745</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.376</td>
<td>3.477</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.540</td>
<td>3.726</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.846</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.540</td>
<td>3.726</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.846</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.900</td>
<td>3.566</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.367</td>
<td>3.467</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.233</td>
<td>3.566</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.673</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.540</td>
<td>3.726</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.846</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_1_s0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.540</td>
<td>3.726</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.846</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.312</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.312</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.530</td>
<td>3.717</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.842</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_tx_buf_ep2/sync_tx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.312</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.312</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.814</td>
<td>5.814</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.530</td>
<td>3.717</td>
<td>tNET</td>
<td>RR</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.147</td>
<td>5.814</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.842</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>usb_fifo/usb_rx_buf_ep2/sync_rx_pkt_fifo/RAM_RAM_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2594</td>
<td>PHY_CLKOUT</td>
<td>-8.510</td>
<td>3.779</td>
</tr>
<tr>
<td>840</td>
<td>PHY_RESET</td>
<td>0.103</td>
<td>6.822</td>
</tr>
<tr>
<td>260</td>
<td>rbin[5]</td>
<td>9.546</td>
<td>3.804</td>
</tr>
<tr>
<td>258</td>
<td>rbin[5]</td>
<td>10.607</td>
<td>3.255</td>
</tr>
<tr>
<td>164</td>
<td>sclk</td>
<td>7.387</td>
<td>3.936</td>
</tr>
<tr>
<td>132</td>
<td>div_cmpl</td>
<td>9.617</td>
<td>2.414</td>
</tr>
<tr>
<td>132</td>
<td>rbin[4]</td>
<td>11.758</td>
<td>2.901</td>
</tr>
<tr>
<td>130</td>
<td>rbin[4]</td>
<td>9.885</td>
<td>2.693</td>
</tr>
<tr>
<td>78</td>
<td>rx_pstate[6]</td>
<td>14.124</td>
<td>1.888</td>
</tr>
<tr>
<td>74</td>
<td>n2461_3</td>
<td>9.590</td>
<td>2.549</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R59C103</td>
<td>72.22%</td>
</tr>
<tr>
<td>R60C113</td>
<td>70.83%</td>
</tr>
<tr>
<td>R66C137</td>
<td>70.83%</td>
</tr>
<tr>
<td>R65C43</td>
<td>68.06%</td>
</tr>
<tr>
<td>R62C43</td>
<td>66.67%</td>
</tr>
<tr>
<td>R61C104</td>
<td>65.28%</td>
</tr>
<tr>
<td>R60C65</td>
<td>65.28%</td>
</tr>
<tr>
<td>R59C112</td>
<td>65.28%</td>
</tr>
<tr>
<td>R60C66</td>
<td>65.28%</td>
</tr>
<tr>
<td>R67C68</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
