

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_443_24'
================================================================
* Date:           Sun Feb  5 17:00:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.175 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_443_24  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     138|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      199|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      199|     997|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3192  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U3193   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln443_fu_196_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln444_6_fu_177_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln444_fu_167_p2    |         +|   0|  0|  15|           8|           8|
    |sub_ln444_fu_161_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln443_fu_191_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 138|         121|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_fu_50                  |   9|          2|   64|        128|
    |s_fu_46                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln443_reg_260                |   1|   0|    1|          0|
    |k_fu_50                           |  64|   0|   64|          0|
    |mul_reg_264                       |  64|   0|   64|          0|
    |s_fu_46                           |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|   0|  199|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_443_24|  return value|
|sext_ln434       |   in|   32|     ap_none|                        sext_ln434|        scalar|
|zext_ln432       |   in|    8|     ap_none|                        zext_ln432|        scalar|
|U_val_address0   |  out|    8|   ap_memory|                             U_val|         array|
|U_val_ce0        |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q0         |   in|   64|   ap_memory|                             U_val|         array|
|U_val_address1   |  out|    8|   ap_memory|                             U_val|         array|
|U_val_ce1        |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q1         |   in|   64|   ap_memory|                             U_val|         array|
|j_44             |   in|    8|     ap_none|                              j_44|        scalar|
|trunc_ln69       |   in|   32|     ap_none|                        trunc_ln69|        scalar|
|s_23_out         |  out|   64|      ap_vld|                          s_23_out|       pointer|
|s_23_out_ap_vld  |  out|    1|      ap_vld|                          s_23_out|       pointer|
+-----------------+-----+-----+------------+----------------------------------+--------------+

