#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f930cf0bb70 .scope module, "testfixture" "testfixture" 2 9;
 .timescale -9 -11;
P_0x7f930cf0bcd0 .param/l "N_EXP" 0 2 11, +C4<00000000000000000000000000111111>;
P_0x7f930cf0bd10 .param/l "N_PAT" 0 2 12, +C4<00000000000000000000000000111111>;
v0x7f930cf44da0_0 .var "LBP_dbg", 7 0;
v0x7f930cf44e60_0 .var "clk", 0 0;
v0x7f930cf44f40_0 .var/i "err", 31 0;
v0x7f930cf44fd0_0 .var "exp_dbg", 7 0;
v0x7f930cf45060 .array "exp_mem", 62 0, 7 0;
v0x7f930cf45140_0 .var/i "exp_num", 31 0;
v0x7f930cf451f0_0 .net "finish", 0 0, v0x7f930cf434d0_0;  1 drivers
v0x7f930cf45280_0 .net "gray_addr", 5 0, v0x7f930cf43570_0;  1 drivers
v0x7f930cf45350_0 .net "gray_data", 7 0, v0x7f930cf445c0_0;  1 drivers
v0x7f930cf45460_0 .var "gray_ready", 0 0;
v0x7f930cf454f0_0 .net "gray_req", 0 0, v0x7f930cf43780_0;  1 drivers
v0x7f930cf455c0_0 .var/i "i", 31 0;
v0x7f930cf45650_0 .net "lbp_addr", 5 0, v0x7f930cf439b0_0;  1 drivers
v0x7f930cf45730_0 .net "lbp_data", 7 0, v0x7f930cf43a40_0;  1 drivers
v0x7f930cf45800_0 .net "lbp_write", 0 0, L_0x7f930cf453e0;  1 drivers
v0x7f930cf458d0_0 .var "over", 0 0;
v0x7f930cf45960_0 .var "reset", 0 0;
v0x7f930cf45af0_0 .var "result_compare", 0 0;
v0x7f930cf45b80_0 .var/i "times", 31 0;
E_0x7f930cf317f0 .event edge, v0x7f930cf434d0_0;
S_0x7f930cf0d5c0 .scope module, "LBP" "LBP" 2 33, 3 1 0, S_0x7f930cf0bb70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 6 "gray_addr"
    .port_info 3 /OUTPUT 1 "gray_req"
    .port_info 4 /INPUT 8 "gray_data"
    .port_info 5 /OUTPUT 6 "lbp_addr"
    .port_info 6 /OUTPUT 1 "lbp_write"
    .port_info 7 /OUTPUT 8 "lbp_data"
    .port_info 8 /OUTPUT 1 "finish"
P_0x7f930cf0d720 .param/l "COMP" 0 3 24, C4<10>;
P_0x7f930cf0d760 .param/l "IDLE" 0 3 24, C4<00>;
P_0x7f930cf0d7a0 .param/l "LOAD" 0 3 24, C4<01>;
P_0x7f930cf0d7e0 .param/l "WRITE" 0 3 24, C4<11>;
L_0x7f930cf453e0 .functor AND 1, v0x7f930cf43af0_0, v0x7f930cf44e60_0, C4<1>, C4<1>;
v0x7f930cf11140_0 .var "LBP_bin_1", 7 0;
v0x7f930cf42d50_0 .var "LBP_bin_2", 7 0;
v0x7f930cf42e00_0 .var "LBP_bin_3", 7 0;
v0x7f930cf42ec0_0 .var "LBP_bin_4", 7 0;
v0x7f930cf42f70_0 .var "LBP_bin_5", 7 0;
v0x7f930cf43060_0 .var "LBP_bin_6", 7 0;
v0x7f930cf43110_0 .var "LBP_bin_7", 7 0;
v0x7f930cf431c0_0 .var "LBP_bin_8", 7 0;
v0x7f930cf43270_0 .var "LBP_bin_9", 7 0;
v0x7f930cf43380_0 .var "LBP_value", 7 0;
v0x7f930cf43430_0 .net "clk", 0 0, v0x7f930cf44e60_0;  1 drivers
v0x7f930cf434d0_0 .var "finish", 0 0;
v0x7f930cf43570_0 .var "gray_addr", 5 0;
v0x7f930cf43620_0 .var "gray_addr_tmp", 5 0;
v0x7f930cf436d0_0 .net "gray_data", 7 0, v0x7f930cf445c0_0;  alias, 1 drivers
v0x7f930cf43780_0 .var "gray_req", 0 0;
v0x7f930cf43820_0 .var "k", 7 0;
v0x7f930cf439b0_0 .var "lbp_addr", 5 0;
v0x7f930cf43a40_0 .var "lbp_data", 7 0;
v0x7f930cf43af0_0 .var "lbp_valid", 0 0;
v0x7f930cf43b90_0 .net "lbp_write", 0 0, L_0x7f930cf453e0;  alias, 1 drivers
v0x7f930cf43c30_0 .var "m", 7 0;
v0x7f930cf43ce0_0 .net "reset", 0 0, v0x7f930cf45960_0;  1 drivers
v0x7f930cf43d80_0 .var "state", 1 0;
v0x7f930cf43e30_0 .var "x", 7 0;
v0x7f930cf43ee0_0 .var "x_addr", 5 0;
v0x7f930cf43f90_0 .var "y", 7 0;
v0x7f930cf44040_0 .var "y_addr", 5 0;
E_0x7f930cf25e30 .event posedge, v0x7f930cf43430_0;
E_0x7f930cf30910/0 .event edge, v0x7f930cf11140_0, v0x7f930cf42f70_0, v0x7f930cf42d50_0, v0x7f930cf42e00_0;
E_0x7f930cf30910/1 .event edge, v0x7f930cf42ec0_0, v0x7f930cf43060_0, v0x7f930cf43110_0, v0x7f930cf431c0_0;
E_0x7f930cf30910/2 .event edge, v0x7f930cf43270_0;
E_0x7f930cf30910 .event/or E_0x7f930cf30910/0, E_0x7f930cf30910/1, E_0x7f930cf30910/2;
E_0x7f930cf29120/0 .event edge, v0x7f930cf43820_0, v0x7f930cf43f90_0, v0x7f930cf43e30_0, v0x7f930cf44040_0;
E_0x7f930cf29120/1 .event edge, v0x7f930cf43ee0_0;
E_0x7f930cf29120 .event/or E_0x7f930cf29120/0, E_0x7f930cf29120/1;
E_0x7f930cf2cb70 .event posedge, v0x7f930cf43ce0_0, v0x7f930cf43430_0;
S_0x7f930cf441d0 .scope module, "u_gray_mem" "gray_mem" 2 39, 2 120 0, S_0x7f930cf0bb70;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "gray_addr"
    .port_info 1 /INPUT 1 "gray_req"
    .port_info 2 /OUTPUT 8 "gray_data"
    .port_info 3 /INPUT 1 "clk"
v0x7f930cf44390 .array "GRAY_M", 63 0, 7 0;
v0x7f930cf44430_0 .net "clk", 0 0, v0x7f930cf44e60_0;  alias, 1 drivers
v0x7f930cf444f0_0 .net "gray_addr", 5 0, v0x7f930cf43570_0;  alias, 1 drivers
v0x7f930cf445c0_0 .var "gray_data", 7 0;
v0x7f930cf44670_0 .net "gray_req", 0 0, v0x7f930cf43780_0;  alias, 1 drivers
E_0x7f930cf43330 .event negedge, v0x7f930cf43430_0;
S_0x7f930cf44760 .scope module, "u_lbp_mem" "lbp_mem" 2 38, 2 101 0, S_0x7f930cf0bb70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "lbp_write"
    .port_info 1 /INPUT 8 "lbp_data"
    .port_info 2 /INPUT 6 "lbp_addr"
v0x7f930cf449c0 .array "LBP_M", 63 0, 7 0;
v0x7f930cf44a70_0 .var/i "i", 31 0;
v0x7f930cf44b20_0 .net "lbp_addr", 5 0, v0x7f930cf439b0_0;  alias, 1 drivers
v0x7f930cf44bf0_0 .net "lbp_data", 7 0, v0x7f930cf43a40_0;  alias, 1 drivers
v0x7f930cf44ca0_0 .net "lbp_write", 0 0, L_0x7f930cf453e0;  alias, 1 drivers
E_0x7f930cf44980 .event posedge, v0x7f930cf43b90_0;
    .scope S_0x7f930cf0d5c0;
T_0 ;
    %wait E_0x7f930cf2cb70;
    %load/vec4 v0x7f930cf43ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf434d0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f930cf43e30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f930cf43f90_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f930cf43820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43af0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f930cf43d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f930cf43e30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f930cf43f90_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f930cf43820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf434d0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %load/vec4 v0x7f930cf43820_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f930cf43820_0, 0;
    %load/vec4 v0x7f930cf43820_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f930cf43af0_0, 0;
    %load/vec4 v0x7f930cf43e30_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f930cf43f90_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f930cf434d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7f930cf43e30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0x7f930cf43f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f930cf43f90_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f930cf43e30_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f930cf43820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7f930cf43e30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f930cf43e30_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f930cf43820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f930cf43d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f930cf43780_0, 0;
T_0.12 ;
T_0.10 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f930cf0d5c0;
T_1 ;
    %wait E_0x7f930cf25e30;
    %load/vec4 v0x7f930cf43820_0;
    %assign/vec4 v0x7f930cf43c30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f930cf0d5c0;
T_2 ;
    %wait E_0x7f930cf29120;
    %load/vec4 v0x7f930cf43820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x7f930cf43f90_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x7f930cf43f90_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x7f930cf43f90_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x7f930cf43f90_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x7f930cf43f90_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x7f930cf43f90_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x7f930cf43f90_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %subi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x7f930cf43f90_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f930cf43f90_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf44040_0, 0, 6;
    %load/vec4 v0x7f930cf43e30_0;
    %addi 1, 0, 8;
    %pad/u 6;
    %store/vec4 v0x7f930cf43ee0_0, 0, 6;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f930cf44040_0;
    %subi 1, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f930cf43ee0_0;
    %subi 1, 0, 6;
    %add;
    %store/vec4 v0x7f930cf43620_0, 0, 6;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f930cf0d5c0;
T_3 ;
    %wait E_0x7f930cf25e30;
    %load/vec4 v0x7f930cf43620_0;
    %store/vec4 v0x7f930cf43570_0, 0, 6;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f930cf0d5c0;
T_4 ;
    %wait E_0x7f930cf25e30;
    %load/vec4 v0x7f930cf43c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf11140_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf42d50_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf42e00_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf42ec0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf42f70_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf43060_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf43110_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf431c0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x7f930cf436d0_0;
    %assign/vec4 v0x7f930cf43270_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f930cf0d5c0;
T_5 ;
    %wait E_0x7f930cf30910;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf11140_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf42d50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf42e00_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf42ec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf43060_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf43110_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf431c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %load/vec4 v0x7f930cf42f70_0;
    %load/vec4 v0x7f930cf43270_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f930cf43380_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f930cf0d5c0;
T_6 ;
    %wait E_0x7f930cf25e30;
    %load/vec4 v0x7f930cf43f90_0;
    %subi 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f930cf43e30_0;
    %subi 1, 0, 8;
    %add;
    %pad/u 6;
    %assign/vec4 v0x7f930cf439b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f930cf0d5c0;
T_7 ;
    %wait E_0x7f930cf25e30;
    %load/vec4 v0x7f930cf43380_0;
    %assign/vec4 v0x7f930cf43a40_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f930cf44760;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f930cf44a70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f930cf44a70_0;
    %cmpi/s 63, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f930cf44a70_0;
    %store/vec4a v0x7f930cf449c0, 4, 0;
    %load/vec4 v0x7f930cf44a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f930cf44a70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7f930cf44760;
T_9 ;
    %wait E_0x7f930cf44980;
    %load/vec4 v0x7f930cf44bf0_0;
    %load/vec4 v0x7f930cf44b20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f930cf449c0, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f930cf441d0;
T_10 ;
    %vpi_call 2 130 "$readmemh", "./pattern1.dat", v0x7f930cf44390 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f930cf441d0;
T_11 ;
    %wait E_0x7f930cf43330;
    %load/vec4 v0x7f930cf44670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f930cf444f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7f930cf44390, 4;
    %assign/vec4 v0x7f930cf445c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f930cf0bb70;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf44e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf45960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf45af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f930cf44f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f930cf45b80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf458d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f930cf45140_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf45460_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7f930cf0bb70;
T_13 ;
    %vpi_call 2 41 "$readmemh", "./golden1.dat", v0x7f930cf45060 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7f930cf0bb70;
T_14 ;
    %delay 500, 0;
    %load/vec4 v0x7f930cf44e60_0;
    %inv;
    %store/vec4 v0x7f930cf44e60_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f930cf0bb70;
T_15 ;
    %vpi_call 2 53 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 2 54 "$display", "START!!! Simulation Start .....\012" {0 0 0};
    %vpi_call 2 55 "$display", "-----------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf45960_0, 0, 1;
    %wait E_0x7f930cf43330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f930cf45960_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f930cf45960_0, 0, 1;
    %delay 3000, 0;
T_15.0 ;
    %load/vec4 v0x7f930cf451f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0x7f930cf317f0;
    %jmp T_15.0;
T_15.1 ;
    %wait E_0x7f930cf43330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f930cf455c0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7f930cf455c0_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_15.3, 5;
    %ix/getv/s 4, v0x7f930cf455c0_0;
    %load/vec4a v0x7f930cf45060, 4;
    %store/vec4 v0x7f930cf44fd0_0, 0, 8;
    %ix/getv/s 4, v0x7f930cf455c0_0;
    %load/vec4a v0x7f930cf449c0, 4;
    %store/vec4 v0x7f930cf44da0_0, 0, 8;
    %ix/getv/s 4, v0x7f930cf455c0_0;
    %load/vec4a v0x7f930cf45060, 4;
    %ix/getv/s 4, v0x7f930cf455c0_0;
    %load/vec4a v0x7f930cf449c0, 4;
    %cmp/e;
    %jmp/0xz  T_15.4, 6;
    %vpi_call 2 66 "$display", "pixel %d is CORRECT !! expected result is %d", v0x7f930cf455c0_0, v0x7f930cf44fd0_0 {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call 2 69 "$display", "\000" {0 0 0};
    %vpi_call 2 70 "$display", "pixel %d is WRONG !! expected result is %d, but real result is %d", v0x7f930cf455c0_0, v0x7f930cf44fd0_0, v0x7f930cf44da0_0 {0 0 0};
    %vpi_call 2 71 "$display", "\000" {0 0 0};
    %load/vec4 v0x7f930cf44f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f930cf44f40_0, 0, 32;
T_15.5 ;
    %load/vec4 v0x7f930cf455c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f930cf455c0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 2 75 "$display", "-----------------------------------------------------\012" {0 0 0};
    %load/vec4 v0x7f930cf44f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_call 2 77 "$display", "Congratulations! All data have been generated successfully!\012" {0 0 0};
    %vpi_call 2 78 "$display", "-------------------------PASS------------------------\012" {0 0 0};
    %jmp T_15.7;
T_15.6 ;
    %vpi_call 2 81 "$display", "There are %d errors!\012", v0x7f930cf44f40_0 {0 0 0};
    %vpi_call 2 82 "$display", "-----------------------------------------------------\012" {0 0 0};
T_15.7 ;
    %delay 500, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7f930cf0bb70;
T_16 ;
    %delay 10000000, 0;
    %vpi_call 2 91 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 2 92 "$display", "Error!!! Somethings' wrong with your code ...!\012" {0 0 0};
    %vpi_call 2 93 "$display", "-------------------------FAIL------------------------\012" {0 0 0};
    %vpi_call 2 94 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testfixture.v";
    "LBP.v";
