verilog xil_defaultlib --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/9fdb/hdl/spi_1.v" \
"../../../bd/design_1/ipshared/9fdb/hdl/spi_oled111_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/9fdb/hdl/spi_oled111_v1_0.v" \
"../../../bd/design_1/ip/design_1_spi_oled111_0_0/sim/design_1_spi_oled111_0_0.v" \
"../../../bd/design_1/ipshared/3b4d/src/divider.v" \
"../../../bd/design_1/ipshared/3b4d/src/i2c_master.v" \
"../../../bd/design_1/ipshared/3b4d/hdl/i2c_wyf_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3b4d/src/top.v" \
"../../../bd/design_1/ipshared/3b4d/hdl/i2c_wyf_v1_0.v" \
"../../../bd/design_1/ip/design_1_i2c_wyf_0_0/sim/design_1_i2c_wyf_0_0.v" \

verilog fifo_generator_v13_2_3 --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_gly_bram_0_0/src/fifo_ip/sim/fifo_ip.v" \

verilog blk_mem_gen_v8_4_2 --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_gly_bram_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../bd/design_1/ipshared/edab/src/dout.v" \
"../../../bd/design_1/ipshared/edab/src/genMat.v" \
"../../../bd/design_1/ipshared/edab/hdl/gly_bram_v1_5_S00_AXI.v" \
"../../../bd/design_1/ipshared/edab/src/sobel.v" \

sv xil_defaultlib --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ipshared/edab/src/bram_top.sv" \

verilog xil_defaultlib --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ipshared/edab/hdl/gly_bram_v1_5.v" \
"../../../bd/design_1/ip/design_1_gly_bram_0_0/sim/design_1_gly_bram_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
