Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Dec 12 11:21:23 2018
| Host         : a13p6 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2194 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.363        0.000                      0                 9156        0.010        0.000                      0                 9156        3.000        0.000                       0                  2202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          4.657        0.000                      0                   80        0.164        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          2.363        0.000                      0                 9056        0.093        0.000                      0                 9056        8.750        0.000                       0                  2143  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        4.658        0.000                      0                   80        0.164        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        2.365        0.000                      0                 9056        0.093        0.000                      0                 9056        8.750        0.000                       0                  2143  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          4.657        0.000                      0                   80        0.090        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          6.226        0.000                      0                   13        0.137        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          6.226        0.000                      0                   13        0.137        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          2.363        0.000                      0                 9056        0.010        0.000                      0                 9056  
clk_out1_timer    clk_out1_timer_1        4.657        0.000                      0                   80        0.090        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        6.228        0.000                      0                   13        0.139        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        2.363        0.000                      0                 9056        0.010        0.000                      0                 9056  
clk_out1_timer_1  clk_out2_timer_1        6.228        0.000                      0                   13        0.139        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           7.486        0.000                      0                   15        0.176        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           7.488        0.000                      0                   15        0.178        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         7.486        0.000                      0                   15        0.176        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         7.488        0.000                      0                   15        0.178        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.642ns (13.148%)  route 4.241ns (86.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.558     4.009    Inst_debounce4/E[0]
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X15Y7          FDCE (Setup_fdce_C_CE)      -0.205     8.666    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.351    Inst_debounce4/delay1[0]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070    -0.515    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.356    Inst_debounce4/delay1[4]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.070    -0.529    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.366    Inst_debounce4/delay2[1]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.355    Inst_debounce4/delay1[3]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.066    -0.541    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.072    -0.548    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.048    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.107    -0.468    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.315    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092    -0.483    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.271 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.176    -0.303    Inst_debounce4/delay1[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.066    -0.519    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.302    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.070    -0.528    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y11     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y11     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y7      Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y11     Inst_debounce4/delay2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y7      Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y6      Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.456ns (6.700%)  route 6.350ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.350     5.862    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X44Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.456ns (6.739%)  route 6.311ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.311     5.822    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.446     8.451    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.084     8.859    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.426     8.433    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.456ns (6.875%)  route 6.177ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.177     5.688    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443     8.448    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.084     8.856    
    SLICE_X44Y36         FDRE (Setup_fdre_C_R)       -0.426     8.430    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.456ns (6.828%)  route 6.222ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.222     5.734    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.517     8.522    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.084     8.930    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.426     8.504    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.456ns (6.904%)  route 6.149ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.149     5.661    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X47Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.456ns (6.835%)  route 6.215ns (93.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.215     5.727    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.513     8.518    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.426     8.500    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.353    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.209    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.456%)  route 0.324ns (63.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.561    -0.620    my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/clk_out2
    SLICE_X31Y11         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.388    UART_Wrapper/Inst_uart_dispatch/wr_dh_0[18]
    SLICE_X30Y11         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  UART_Wrapper/Inst_uart_dispatch/RAM_reg_0_63_0_0_i_1__172/O
                         net (fo=2, routed)           0.233    -0.110    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/D
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.212    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/CLK
                         clock pessimism              0.503    -0.353    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.252    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.642ns (13.148%)  route 4.241ns (86.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.558     4.009    Inst_debounce4/E[0]
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y7          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.668    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.668    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.501    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.501    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.501    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.501    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.501    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.599    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.599    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.351    Inst_debounce4/delay1[0]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070    -0.515    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.356    Inst_debounce4/delay1[4]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.070    -0.529    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.366    Inst_debounce4/delay2[1]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.355    Inst_debounce4/delay1[3]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.066    -0.541    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.072    -0.548    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.048    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.107    -0.468    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.315    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092    -0.483    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.271 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.176    -0.303    Inst_debounce4/delay1[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.066    -0.519    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.302    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.070    -0.528    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y26     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y11     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y11     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y11     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y7      Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y11     Inst_debounce4/delay2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y21     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y7      Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y6      Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y11     Inst_debounce4/delay3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.082     8.931    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.412    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.082     8.931    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.412    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.456ns (6.700%)  route 6.350ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.350     5.862    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.082     8.862    
    SLICE_X44Y41         FDRE (Setup_fdre_C_R)       -0.426     8.436    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.456ns (6.739%)  route 6.311ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.311     5.822    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.446     8.451    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.082     8.861    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.426     8.435    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.456ns (6.875%)  route 6.177ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.177     5.688    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443     8.448    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.082     8.858    
    SLICE_X44Y36         FDRE (Setup_fdre_C_R)       -0.426     8.432    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.456ns (6.828%)  route 6.222ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.222     5.734    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.517     8.522    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.082     8.932    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.426     8.506    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.456ns (6.904%)  route 6.149ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.149     5.661    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.082     8.862    
    SLICE_X47Y41         FDRE (Setup_fdre_C_R)       -0.426     8.436    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.456ns (6.835%)  route 6.215ns (93.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.215     5.727    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.513     8.518    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.009    
                         clock uncertainty           -0.082     8.928    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.426     8.502    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.082     8.931    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.505    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.082     8.931    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.505    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.353    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.209    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.456%)  route 0.324ns (63.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.561    -0.620    my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/clk_out2
    SLICE_X31Y11         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.388    UART_Wrapper/Inst_uart_dispatch/wr_dh_0[18]
    SLICE_X30Y11         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  UART_Wrapper/Inst_uart_dispatch/RAM_reg_0_63_0_0_i_1__172/O
                         net (fo=2, routed)           0.233    -0.110    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/D
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.212    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/CLK
                         clock pessimism              0.503    -0.353    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.252    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
    SLICE_X42Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.664    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.664    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y8      my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y12     my_Master/Stack_Master/ram1/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X64Y15     my_Master/Stack_Master/ram2/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y37     my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[0].bank/RAM_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.642ns (13.148%)  route 4.241ns (86.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.558     4.009    Inst_debounce4/E[0]
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X15Y7          FDCE (Setup_fdce_C_CE)      -0.205     8.666    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.351    Inst_debounce4/delay1[0]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070    -0.441    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.356    Inst_debounce4/delay1[4]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.070    -0.455    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.366    Inst_debounce4/delay2[1]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.355    Inst_debounce4/delay1[3]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.251    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.066    -0.467    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.072    -0.474    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.048    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.107    -0.394    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.315    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092    -0.409    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.271 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.176    -0.303    Inst_debounce4/delay1[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.066    -0.445    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.302    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.070    -0.454    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.124    12.002 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.002    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.031    18.679    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.983ns  (logic 0.730ns (24.471%)  route 2.253ns (75.529%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.582    11.890    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.150    12.040 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.040    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.723    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.972ns  (logic 0.730ns (24.564%)  route 2.242ns (75.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.150    12.028 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.028    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.723    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.667ns  (logic 0.704ns (26.397%)  route 1.963ns (73.603%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.292    11.599    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.723 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.723    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)        0.029    18.677    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.352%)  route 1.904ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.904    11.410    Inst_debounce4/delay2[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.534 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.534    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029    18.672    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           1.854    11.360    Inst_debounce4/delay3[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.124    11.484 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.484    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031    18.674    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.859%)  route 0.562ns (75.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.562     0.083    Inst_debounce4/delay2[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.565     0.086    Inst_debounce4/delay2[1]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.131 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.131    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.462     0.132    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070    -0.030    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.432%)  route 0.608ns (76.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.608     0.128    Inst_debounce4/delay2[3]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.173 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.173    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.092    -0.008    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.165%)  route 0.617ns (76.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.617     0.138    Inst_debounce4/delay3[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.183 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.183    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.661%)  route 0.669ns (74.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.570     0.240    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.010    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.232ns (23.287%)  route 0.764ns (76.713%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.665     0.335    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.046     0.381 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.010    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.092    -0.005    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.052%)  route 0.817ns (77.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.661     0.331    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.432    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.136    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.443    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.443    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.124    12.002 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.002    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.031    18.679    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.983ns  (logic 0.730ns (24.471%)  route 2.253ns (75.529%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.582    11.890    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.150    12.040 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.040    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.723    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.972ns  (logic 0.730ns (24.564%)  route 2.242ns (75.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.150    12.028 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.028    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.723    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.667ns  (logic 0.704ns (26.397%)  route 1.963ns (73.603%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.292    11.599    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.723 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.723    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.204    18.648    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)        0.029    18.677    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.352%)  route 1.904ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.904    11.410    Inst_debounce4/delay2[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.534 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.534    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029    18.672    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           1.854    11.360    Inst_debounce4/delay3[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.124    11.484 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.484    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031    18.674    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.859%)  route 0.562ns (75.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.562     0.083    Inst_debounce4/delay2[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.565     0.086    Inst_debounce4/delay2[1]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.131 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.131    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.462     0.132    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070    -0.030    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.432%)  route 0.608ns (76.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.608     0.128    Inst_debounce4/delay2[3]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.173 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.173    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.092    -0.008    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.165%)  route 0.617ns (76.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.617     0.138    Inst_debounce4/delay3[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.183 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.183    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.661%)  route 0.669ns (74.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.570     0.240    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.010    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.232ns (23.287%)  route 0.764ns (76.713%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.665     0.335    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.046     0.381 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.010    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.092    -0.005    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.052%)  route 0.817ns (77.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.661     0.331    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.432    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X44Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.136    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.456ns (6.700%)  route 6.350ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.350     5.862    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X44Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.456ns (6.739%)  route 6.311ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.311     5.822    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.446     8.451    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.084     8.859    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.426     8.433    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.456ns (6.875%)  route 6.177ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.177     5.688    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443     8.448    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.084     8.856    
    SLICE_X44Y36         FDRE (Setup_fdre_C_R)       -0.426     8.430    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.456ns (6.828%)  route 6.222ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.222     5.734    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.517     8.522    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.084     8.930    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.426     8.504    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.456ns (6.904%)  route 6.149ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.149     5.661    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X47Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.456ns (6.835%)  route 6.215ns (93.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.215     5.727    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.513     8.518    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.426     8.500    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.084    -0.270    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.126    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.456%)  route 0.324ns (63.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.561    -0.620    my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/clk_out2
    SLICE_X31Y11         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.388    UART_Wrapper/Inst_uart_dispatch/wr_dh_0[18]
    SLICE_X30Y11         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  UART_Wrapper/Inst_uart_dispatch/RAM_reg_0_63_0_0_i_1__172/O
                         net (fo=2, routed)           0.233    -0.110    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/D
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.129    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/CLK
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.084    -0.270    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.169    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.642ns (13.148%)  route 4.241ns (86.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.558     4.009    Inst_debounce4/E[0]
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X15Y7          FDCE (Setup_fdce_C_CE)      -0.205     8.666    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.642ns (14.063%)  route 3.923ns (85.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.638    -0.874    My_E190/clk_out1
    SLICE_X64Y4          FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.683     0.328    My_E190/Q1
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.452 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          3.240     3.691    Inst_debounce4/E[0]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X15Y6          FDCE (Setup_fdce_C_CE)      -0.205     8.667    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.338%)  route 3.310ns (77.662%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.672     3.385    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y5           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524     8.500    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.952ns (22.704%)  route 3.241ns (77.296%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.635    -0.877    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.708     0.287    UART_Wrapper/uart_baudClock_inst/count_reg__0[5]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     0.411 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.674     1.085    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     1.209 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.580     1.790    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124     1.914 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.676     2.590    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.714 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     3.317    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517     8.522    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.580     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X4Y6           FDRE (Setup_fdre_C_R)       -0.429     8.598    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.351    Inst_debounce4/delay1[0]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070    -0.441    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.356    Inst_debounce4/delay1[4]
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.070    -0.455    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.366    Inst_debounce4/delay2[1]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.355    Inst_debounce4/delay1[3]
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.251    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.066    -0.467    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.359    Inst_debounce4/delay2[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.072    -0.474    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.048    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.107    -0.394    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.315    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092    -0.409    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593    -0.588    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X4Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.131    -0.316    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.271 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.826    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y6           FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.176    -0.303    Inst_debounce4/delay1[2]
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.066    -0.445    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.302    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    D7seg_display/clk_out1
    SLICE_X65Y26         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.070    -0.454    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.124    12.002 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.002    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.031    18.681    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.983ns  (logic 0.730ns (24.471%)  route 2.253ns (75.529%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.582    11.890    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.150    12.040 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.040    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.725    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.972ns  (logic 0.730ns (24.564%)  route 2.242ns (75.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.150    12.028 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.028    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.725    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.667ns  (logic 0.704ns (26.397%)  route 1.963ns (73.603%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.292    11.599    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.723 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.723    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)        0.029    18.679    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.352%)  route 1.904ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.904    11.410    Inst_debounce4/delay2[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.534 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.534    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029    18.674    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           1.854    11.360    Inst_debounce4/delay3[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.124    11.484 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.484    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031    18.676    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  7.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.859%)  route 0.562ns (75.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.562     0.083    Inst_debounce4/delay2[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.565     0.086    Inst_debounce4/delay2[1]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.131 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.131    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.462     0.132    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070    -0.032    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.432%)  route 0.608ns (76.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.608     0.128    Inst_debounce4/delay2[3]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.173 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.173    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.165%)  route 0.617ns (76.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.617     0.138    Inst_debounce4/delay3[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.183 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.183    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.661%)  route 0.669ns (74.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.570     0.240    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.008    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.232ns (23.287%)  route 0.764ns (76.713%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.665     0.335    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.046     0.381 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.008    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.092    -0.007    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.052%)  route 0.817ns (77.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.661     0.331    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.432    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.138    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.536     6.047    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X60Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.519     8.410    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.456ns (6.700%)  route 6.350ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.350     5.862    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X44Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[29]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.456ns (6.739%)  route 6.311ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.311     5.822    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.446     8.451    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y39         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.084     8.859    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.426     8.433    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.456ns (6.875%)  route 6.177ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.177     5.688    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443     8.448    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X44Y36         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.084     8.856    
    SLICE_X44Y36         FDRE (Setup_fdre_C_R)       -0.426     8.430    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.456ns (6.828%)  route 6.222ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.222     5.734    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.517     8.522    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X63Y40         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.084     8.930    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.426     8.504    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[31]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.456ns (6.904%)  route 6.149ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.149     5.661    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.447     8.452    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X47Y41         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.492     8.943    
                         clock uncertainty           -0.084     8.860    
    SLICE_X47Y41         FDRE (Setup_fdre_C_R)       -0.426     8.434    my_Master/Xslaves[1].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.456ns (6.835%)  route 6.215ns (93.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.215     5.727    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.513     8.518    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X59Y35         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.426     8.500    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.456ns (6.839%)  route 6.211ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  reset_Homade_reg/Q
                         net (fo=327, routed)         6.211     5.723    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/reset
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.516     8.521    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X61Y39         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.084     8.929    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.426     8.503    my_Master/Xslaves[0].Yslaves[0].One_salve/SDataStack.Inst_IPdataStack/DatastackTop_reg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.084    -0.270    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.126    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.456%)  route 0.324ns (63.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.561    -0.620    my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/clk_out2
    SLICE_X31Y11         FDRE                                         r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_data_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.388    UART_Wrapper/Inst_uart_dispatch/wr_dh_0[18]
    SLICE_X30Y11         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  UART_Wrapper/Inst_uart_dispatch/RAM_reg_0_63_0_0_i_1__172/O
                         net (fo=2, routed)           0.233    -0.110    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/D
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X38Y11         RAMD64E                                      r  my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.129    my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[34].bank/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.944%)  route 0.317ns (63.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.562    -0.619    my_Master/HCU_Master/clk_out2
    SLICE_X35Y6          FDRE                                         r  my_Master/HCU_Master/wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_Master/HCU_Master/wr_data_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.391    my_Master/HCU_Master/wr_dh_1[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  my_Master/HCU_Master/RAM_reg_0_63_0_0_i_1__29/O
                         net (fo=2, routed)           0.230    -0.116    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/D
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.833    -0.857    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/WCLK
    SLICE_X42Y6          RAMD64E                                      r  my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP/CLK
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.084    -0.270    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.169    my_Master/Inst_mem_Master/multi_bank[31].bank/RAM_reg_0_63_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMD32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.825%)  route 0.286ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 9.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.554     9.373    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/clk_out2
    SLICE_X47Y22         FDRE                                         r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.146     9.519 r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.286     9.804    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.821     9.131    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y21         RAMS32                                       r  my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.406    
                         clock uncertainty            0.084     9.489    
    SLICE_X42Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.747    my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.747    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.595    11.903    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.217    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_CE)      -0.205    18.445    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.124    12.002 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.002    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.031    18.681    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.983ns  (logic 0.730ns (24.471%)  route 2.253ns (75.529%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.582    11.890    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.150    12.040 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.040    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.725    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.972ns  (logic 0.730ns (24.564%)  route 2.242ns (75.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.571    11.878    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.150    12.028 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.028    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.075    18.725    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.667ns  (logic 0.704ns (26.397%)  route 1.963ns (73.603%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     9.056    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.456     9.512 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.671    10.184    Inst_debounce4/delay1[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.308 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.292    11.599    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.723 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.723    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.448    18.453    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.202    18.650    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)        0.029    18.679    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.352%)  route 1.904ns (76.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.904    11.410    Inst_debounce4/delay2[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.534 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.534    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029    18.674    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     9.506 r  Inst_debounce4/delay3_reg[0]/Q
                         net (fo=1, routed)           1.854    11.360    Inst_debounce4/delay3[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.124    11.484 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.484    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031    18.676    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  7.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.859%)  route 0.562ns (75.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.562     0.083    Inst_debounce4/delay2[0]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.565     0.086    Inst_debounce4/delay2[1]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.131 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.131    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.462     0.132    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X36Y8          FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070    -0.032    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.432%)  route 0.608ns (76.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.608     0.128    Inst_debounce4/delay2[3]
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.173 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.173    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X28Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.165%)  route 0.617ns (76.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.617     0.138    Inst_debounce4/delay3[2]
    SLICE_X33Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.183 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.183    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.830    -0.860    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X33Y10         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.661%)  route 0.669ns (74.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.570     0.240    My_arbitre/Btn[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    My_arbitre/it_homade_i[0]
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X45Y5          FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.008    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.232ns (23.287%)  route 0.764ns (76.713%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.665     0.335    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.046     0.381 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.107     0.008    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.427%)  route 0.755ns (76.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.656     0.326    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.092    -0.007    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.052%)  route 0.817ns (77.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.375    Inst_debounce4/delay2[4]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.045    -0.330 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.661     0.331    My_arbitre/Btn[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.432    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.834    -0.856    My_arbitre/clk_out2
    SLICE_X44Y5          FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X44Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.138    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        7.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.614%)  route 1.195ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.195     0.707    Inst_debounce4/reset
    SLICE_X15Y7          FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.204     8.649    
    SLICE_X15Y7          FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.204     8.650    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.245    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.204     8.650    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.245    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.204    -0.095    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.204    -0.095    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        7.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.614%)  route 1.195ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.195     0.707    Inst_debounce4/reset
    SLICE_X15Y7          FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.202     8.651    
    SLICE_X15Y7          FDCE (Recov_fdce_C_CLR)     -0.405     8.246    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.202     8.652    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.247    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.202     8.652    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.247    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.202    -0.097    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.189    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.202    -0.097    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.189    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        7.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.237    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.614%)  route 1.195ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.195     0.707    Inst_debounce4/reset
    SLICE_X15Y7          FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.204     8.649    
    SLICE_X15Y7          FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.204     8.650    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.245    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.204     8.650    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.245    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.192    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.204    -0.095    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.204    -0.095    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        7.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.896%)  route 1.239ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.239     0.751    Inst_debounce4/reset
    SLICE_X33Y11         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X33Y11         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.239    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.614%)  route 1.195ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.195     0.707    Inst_debounce4/reset
    SLICE_X15Y7          FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    Inst_debounce4/clk_out1
    SLICE_X15Y7          FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.202     8.651    
    SLICE_X15Y7          FDCE (Recov_fdce_C_CLR)     -0.405     8.246    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.202     8.652    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.247    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.347%)  route 1.098ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.098     0.609    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.853    
                         clock uncertainty           -0.202     8.652    
    SLICE_X15Y6          FDCE (Recov_fdce_C_CLR)     -0.405     8.247    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.741%)  route 1.077ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        1.567    -0.945    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  reset_Homade_reg/Q
                         net (fo=327, routed)         1.077     0.589    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.465%)  route 0.460ns (76.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.460    -0.016    Inst_debounce4/reset
    SLICE_X29Y11         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X29Y11         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X29Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.296%)  route 0.464ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.464    -0.012    Inst_debounce4/reset
    SLICE_X28Y11         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X28Y11         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X28Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.202    -0.097    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.189    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.500%)  route 0.515ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=2141, routed)        0.564    -0.617    clk50
    SLICE_X28Y0          FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  reset_Homade_reg/Q
                         net (fo=327, routed)         0.515     0.038    Inst_debounce4/reset
    SLICE_X15Y6          FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    Inst_debounce4/clk_out1
    SLICE_X15Y6          FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.202    -0.097    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.189    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.227    





