Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jan  4 12:50:19 2025
| Host         : TianChang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.100     -107.550                    198                53843        0.036        0.000                      0                53843        3.000        0.000                       0                 16290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         5.519        0.000                      0                43690        0.036        0.000                      0                43690        8.870        0.000                       0                 16236  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   4.991        0.000                      0                   49        0.259        0.000                      0                   49        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll       -2.100     -107.550                    198                14197        1.266        0.000                      0                14197  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu1_rtval_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 1.598ns (11.162%)  route 12.718ns (88.838%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.407     1.407    mrcore/inst/Rename_module/aclk
    SLICE_X93Y145        FDRE                                         r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDRE (Prop_fdre_C_Q)         0.379     1.786 r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/Q
                         net (fo=169, routed)         4.452     6.238    mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][0]_i_10_0[1]
    SLICE_X50Y183        LUT6 (Prop_lut6_I3_O)        0.105     6.343 r  mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17/O
                         net (fo=33, routed)          2.813     9.156    mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17_n_0
    SLICE_X78Y177        LUT4 (Prop_lut4_I0_O)        0.124     9.280 r  mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][7]_i_10/O
                         net (fo=1, routed)           1.093    10.372    mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6
    SLICE_X51Y177        LUT6 (Prop_lut6_I5_O)        0.267    10.639 r  mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval[3][7]_i_8/O
                         net (fo=1, routed)           0.000    10.639    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval[3][7]_i_4
    SLICE_X51Y177        MUXF7 (Prop_muxf7_I1_O)      0.182    10.821 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6/O
                         net (fo=1, routed)           0.691    11.512    mrcore/inst/Dispatch_module/rob_rdata3[7]
    SLICE_X49Y176        LUT3 (Prop_lut3_I1_O)        0.266    11.778 r  mrcore/inst/Dispatch_module/genblk5[3].rs_alu0_rtval[3][7]_i_4/O
                         net (fo=13, routed)          3.670    15.448    mrcore/inst/Rename_module/dispatch_rtval1[7]
    SLICE_X105Y188       LUT5 (Prop_lut5_I4_O)        0.275    15.723 r  mrcore/inst/Rename_module/genblk5[3].rs_alu1_rtval[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.723    mrcore/inst/Station_module/genblk5[3].rs_alu1_rtval_reg[3][31]_0[7]
    SLICE_X105Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_rtval_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X105Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_rtval_reg[3][7]/C
                         clock pessimism              0.000    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X105Y188       FDRE (Setup_fdre_C_D)        0.030    21.241    mrcore/inst/Station_module/genblk5[3].rs_alu1_rtval_reg[3][7]
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.269ns  (logic 1.598ns (11.199%)  route 12.671ns (88.801%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.407     1.407    mrcore/inst/Rename_module/aclk
    SLICE_X93Y145        FDRE                                         r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDRE (Prop_fdre_C_Q)         0.379     1.786 r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/Q
                         net (fo=169, routed)         4.452     6.238    mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][0]_i_10_0[1]
    SLICE_X50Y183        LUT6 (Prop_lut6_I3_O)        0.105     6.343 r  mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17/O
                         net (fo=33, routed)          2.813     9.156    mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17_n_0
    SLICE_X78Y177        LUT4 (Prop_lut4_I0_O)        0.124     9.280 r  mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][7]_i_10/O
                         net (fo=1, routed)           1.093    10.372    mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6
    SLICE_X51Y177        LUT6 (Prop_lut6_I5_O)        0.267    10.639 r  mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval[3][7]_i_8/O
                         net (fo=1, routed)           0.000    10.639    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval[3][7]_i_4
    SLICE_X51Y177        MUXF7 (Prop_muxf7_I1_O)      0.182    10.821 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6/O
                         net (fo=1, routed)           0.691    11.512    mrcore/inst/Dispatch_module/rob_rdata3[7]
    SLICE_X49Y176        LUT3 (Prop_lut3_I1_O)        0.266    11.778 r  mrcore/inst/Dispatch_module/genblk5[3].rs_alu0_rtval[3][7]_i_4/O
                         net (fo=13, routed)          3.623    15.401    mrcore/inst/Station_module/dispatch_rtval1[7]
    SLICE_X104Y188       LUT5 (Prop_lut5_I4_O)        0.275    15.676 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval[1][7]_i_1/O
                         net (fo=1, routed)           0.000    15.676    mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval[1][7]_i_1_n_0
    SLICE_X104Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X104Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval_reg[1][7]/C
                         clock pessimism              0.000    21.295    
                         clock uncertainty           -0.084    21.211    
    SLICE_X104Y188       FDRE (Setup_fdre_C_D)        0.076    21.287    mrcore/inst/Station_module/genblk5[1].rs_alu1_rtval_reg[1][7]
  -------------------------------------------------------------------
                         required time                         21.287    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.189ns  (logic 3.171ns (22.349%)  route 11.018ns (77.651%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 21.289 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.404     1.404    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X118Y166       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y166       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/Q
                         net (fo=49, routed)          3.692     5.475    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_3[9]
    SLICE_X63Y163        LUT6 (Prop_lut6_I0_O)        0.105     5.580 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11/O
                         net (fo=1, routed)           0.000     5.580    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.037 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.037    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.135 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.233 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.233    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.510 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.964     7.474    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X61Y164        LUT6 (Prop_lut6_I1_O)        0.250     7.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.181 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.181    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.397 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.286     9.683    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X68Y140        LUT5 (Prop_lut5_I3_O)        0.309     9.992 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.446    10.439    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X68Y139        LUT6 (Prop_lut6_I1_O)        0.105    10.544 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.185    13.728    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X106Y182       LUT5 (Prop_lut5_I1_O)        0.105    13.833 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.541    14.374    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8_n_0
    SLICE_X102Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.479 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.243    14.722    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7_n_0
    SLICE_X102Y180       LUT6 (Prop_lut6_I5_O)        0.105    14.827 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.661    15.488    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3_n_0
    SLICE_X106Y180       LUT6 (Prop_lut6_I2_O)        0.105    15.593 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    15.593    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1_n_0
    SLICE_X106Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.289    21.289    mrcore/inst/Station_module/aclk
    SLICE_X106Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.355    
                         clock uncertainty           -0.084    21.272    
    SLICE_X106Y180       FDRE (Setup_fdre_C_D)        0.030    21.302    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -15.593    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.960ns  (logic 1.598ns (11.447%)  route 12.362ns (88.553%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.407     1.407    mrcore/inst/Rename_module/aclk
    SLICE_X93Y145        FDRE                                         r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDRE (Prop_fdre_C_Q)         0.379     1.786 r  mrcore/inst/Rename_module/rename_rtnum1_reg[1]/Q
                         net (fo=169, routed)         4.452     6.238    mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][0]_i_10_0[1]
    SLICE_X50Y183        LUT6 (Prop_lut6_I3_O)        0.105     6.343 r  mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17/O
                         net (fo=33, routed)          2.813     9.156    mrcore/inst/FU_ALU0_module/genblk7[0].rs_mdu_wakeuprt[0]_i_17_n_0
    SLICE_X78Y177        LUT4 (Prop_lut4_I0_O)        0.124     9.280 r  mrcore/inst/FU_ALU0_module/genblk5[3].rs_alu0_rtval[3][7]_i_10/O
                         net (fo=1, routed)           1.093    10.372    mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6
    SLICE_X51Y177        LUT6 (Prop_lut6_I5_O)        0.267    10.639 r  mrcore/inst/FU_MDU_module/genblk5[3].rs_alu0_rtval[3][7]_i_8/O
                         net (fo=1, routed)           0.000    10.639    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval[3][7]_i_4
    SLICE_X51Y177        MUXF7 (Prop_muxf7_I1_O)      0.182    10.821 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rtval_reg[3][7]_i_6/O
                         net (fo=1, routed)           0.691    11.512    mrcore/inst/Dispatch_module/rob_rdata3[7]
    SLICE_X49Y176        LUT3 (Prop_lut3_I1_O)        0.266    11.778 r  mrcore/inst/Dispatch_module/genblk5[3].rs_alu0_rtval[3][7]_i_4/O
                         net (fo=13, routed)          3.313    15.091    mrcore/inst/Station_module/dispatch_rtval1[7]
    SLICE_X105Y189       LUT5 (Prop_lut5_I4_O)        0.275    15.366 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval[2][7]_i_1/O
                         net (fo=1, routed)           0.000    15.366    mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval[2][7]_i_1_n_0
    SLICE_X105Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.296    21.296    mrcore/inst/Station_module/aclk
    SLICE_X105Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval_reg[2][7]/C
                         clock pessimism              0.000    21.296    
                         clock uncertainty           -0.084    21.212    
    SLICE_X105Y189       FDRE (Setup_fdre_C_D)        0.032    21.244    mrcore/inst/Station_module/genblk5[2].rs_alu1_rtval_reg[2][7]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 3.171ns (22.790%)  route 10.743ns (77.210%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 21.285 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.404     1.404    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X118Y166       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y166       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/Q
                         net (fo=49, routed)          3.692     5.475    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_3[9]
    SLICE_X63Y163        LUT6 (Prop_lut6_I0_O)        0.105     5.580 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11/O
                         net (fo=1, routed)           0.000     5.580    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.037 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.037    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.135 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.233 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.233    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.510 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.964     7.474    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X61Y164        LUT6 (Prop_lut6_I1_O)        0.250     7.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.181 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.181    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.397 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.286     9.683    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X68Y140        LUT5 (Prop_lut5_I3_O)        0.309     9.992 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.446    10.439    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X68Y139        LUT6 (Prop_lut6_I1_O)        0.105    10.544 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.250    13.793    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X110Y183       LUT5 (Prop_lut5_I2_O)        0.105    13.898 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8/O
                         net (fo=1, routed)           0.534    14.432    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8_n_0
    SLICE_X103Y183       LUT6 (Prop_lut6_I1_O)        0.105    14.537 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.229    14.765    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7_n_0
    SLICE_X103Y182       LUT6 (Prop_lut6_I5_O)        0.105    14.870 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.343    15.213    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3_n_0
    SLICE_X103Y182       LUT6 (Prop_lut6_I2_O)        0.105    15.318 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    15.318    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1_n_0
    SLICE_X103Y182       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.285    21.285    mrcore/inst/Station_module/aclk
    SLICE_X103Y182       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.351    
                         clock uncertainty           -0.084    21.268    
    SLICE_X103Y182       FDRE (Setup_fdre_C_D)        0.030    21.298    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 3.171ns (22.732%)  route 10.779ns (77.268%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 21.289 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.404     1.404    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X118Y166       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y166       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/Q
                         net (fo=49, routed)          3.692     5.475    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_3[9]
    SLICE_X63Y163        LUT6 (Prop_lut6_I0_O)        0.105     5.580 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11/O
                         net (fo=1, routed)           0.000     5.580    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.037 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.037    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.135 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.233 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.233    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.510 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.964     7.474    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X61Y164        LUT6 (Prop_lut6_I1_O)        0.250     7.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.181 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.181    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.397 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.286     9.683    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X68Y140        LUT5 (Prop_lut5_I3_O)        0.309     9.992 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.446    10.439    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X68Y139        LUT6 (Prop_lut6_I1_O)        0.105    10.544 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.048    13.591    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X108Y183       LUT5 (Prop_lut5_I2_O)        0.105    13.696 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.327    14.023    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8_n_0
    SLICE_X105Y183       LUT6 (Prop_lut6_I1_O)        0.105    14.128 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.556    14.683    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7_n_0
    SLICE_X103Y180       LUT6 (Prop_lut6_I5_O)        0.105    14.788 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.460    15.249    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3_n_0
    SLICE_X104Y180       LUT6 (Prop_lut6_I2_O)        0.105    15.354 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    15.354    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1_n_0
    SLICE_X104Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.289    21.289    mrcore/inst/Station_module/aclk
    SLICE_X104Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.355    
                         clock uncertainty           -0.084    21.272    
    SLICE_X104Y180       FDRE (Setup_fdre_C_D)        0.072    21.344    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.344    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 3.066ns (22.070%)  route 10.826ns (77.930%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 21.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.404     1.404    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X118Y166       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y166       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/Q
                         net (fo=49, routed)          3.692     5.475    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_3[9]
    SLICE_X63Y163        LUT6 (Prop_lut6_I0_O)        0.105     5.580 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11/O
                         net (fo=1, routed)           0.000     5.580    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.037 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.037    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.135 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.233 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.233    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.510 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.964     7.474    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X61Y164        LUT6 (Prop_lut6_I1_O)        0.250     7.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.181 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.181    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.397 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.286     9.683    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X68Y140        LUT5 (Prop_lut5_I3_O)        0.309     9.992 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.446    10.439    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X68Y139        LUT6 (Prop_lut6_I1_O)        0.105    10.544 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.332    13.876    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X108Y182       LUT6 (Prop_lut6_I5_O)        0.105    13.981 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_7/O
                         net (fo=1, routed)           0.548    14.529    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_7_n_0
    SLICE_X101Y182       LUT6 (Prop_lut6_I5_O)        0.105    14.634 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_3/O
                         net (fo=1, routed)           0.557    15.191    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_3_n_0
    SLICE_X106Y181       LUT6 (Prop_lut6_I2_O)        0.105    15.296 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_1/O
                         net (fo=1, routed)           0.000    15.296    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs[2]_i_1_n_0
    SLICE_X106Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.290    21.290    mrcore/inst/Station_module/aclk
    SLICE_X106Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs_reg[2]/C
                         clock pessimism              0.066    21.356    
                         clock uncertainty           -0.084    21.273    
    SLICE_X106Y181       FDRE (Setup_fdre_C_D)        0.030    21.303    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprs_reg[2]
  -------------------------------------------------------------------
                         required time                         21.303    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.866ns  (logic 3.171ns (22.870%)  route 10.695ns (77.130%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 21.290 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.404     1.404    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X118Y166       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y166       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/FU_ALU1_module/alu_wb_result_reg[9]/Q
                         net (fo=49, routed)          3.692     5.475    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_3[9]
    SLICE_X63Y163        LUT6 (Prop_lut6_I0_O)        0.105     5.580 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11/O
                         net (fo=1, routed)           0.000     5.580    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_11_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.037 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.037    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.135 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.233 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.233    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.510 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.964     7.474    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X61Y164        LUT6 (Prop_lut6_I1_O)        0.250     7.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.181 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.181    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.397 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.286     9.683    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X68Y140        LUT5 (Prop_lut5_I3_O)        0.309     9.992 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.446    10.439    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X68Y139        LUT6 (Prop_lut6_I1_O)        0.105    10.544 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.122    13.666    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X111Y181       LUT5 (Prop_lut5_I1_O)        0.105    13.771 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.231    14.002    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8_n_0
    SLICE_X110Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.107 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.530    14.637    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7_n_0
    SLICE_X103Y181       LUT6 (Prop_lut6_I5_O)        0.105    14.742 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           0.423    15.165    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3_n_0
    SLICE_X106Y181       LUT6 (Prop_lut6_I2_O)        0.105    15.270 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    15.270    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1_n_0
    SLICE_X106Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.290    21.290    mrcore/inst/Station_module/aclk
    SLICE_X106Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/C
                         clock pessimism              0.066    21.356    
                         clock uncertainty           -0.084    21.273    
    SLICE_X106Y181       FDRE (Setup_fdre_C_D)        0.032    21.305    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 your_cpu/idex_instr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sram_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.869ns  (logic 3.191ns (23.009%)  route 10.678ns (76.991%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 21.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.394     1.394    your_cpu/clk_out
    SLICE_X77Y107        FDRE                                         r  your_cpu/idex_instr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.348     1.742 r  your_cpu/idex_instr_reg[25]/Q
                         net (fo=8, routed)           1.654     3.396    your_cpu/alu_inst/p_6_in[20]
    SLICE_X84Y101        LUT5 (Prop_lut5_I0_O)        0.239     3.635 f  your_cpu/alu_inst/subtraction_result_carry_i_18/O
                         net (fo=31, routed)          1.837     5.472    your_cpu/alu_inst/idex_instr_reg[25]
    SLICE_X69Y107        LUT6 (Prop_lut6_I1_O)        0.105     5.577 r  your_cpu/alu_inst/subtraction_result_carry_i_14/O
                         net (fo=71, routed)          1.867     7.444    your_cpu/alu_inst_n_84
    SLICE_X86Y102        LUT6 (Prop_lut6_I5_O)        0.105     7.549 r  your_cpu/i0_i_78_comp/O
                         net (fo=2, routed)           0.531     8.080    your_cpu/alu_inst/i0_i_78_n_0_alias
    SLICE_X87Y101        LUT3 (Prop_lut3_I2_O)        0.105     8.185 r  your_cpu/alu_inst/subtraction_result_carry_i_21_comp/O
                         net (fo=1, routed)           0.447     8.632    your_cpu/resetn_reg_rep__1_0_repN_alias
    SLICE_X86Y103        LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  your_cpu/i0_i_47_comp_1/O
                         net (fo=1, routed)           0.467     9.204    your_cpu/i0_i_47_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.105     9.309 r  your_cpu/i0_i_31/O
                         net (fo=1, routed)           0.000     9.309    your_cpu/i0_i_31_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.199     9.508 r  your_cpu/i0_i_22/O
                         net (fo=1, routed)           0.000     9.508    your_cpu/i0_i_22_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I0_O)      0.085     9.593 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230     9.823    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    10.087 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    10.557    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    10.662 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    11.133    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    11.238 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.238    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.695 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.695    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.793 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.983 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    12.318    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    12.579 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    13.309    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    13.414 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    14.405    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    14.510 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.647    15.157    inst_sram/inst0[9]
    SLICE_X78Y99         LUT5 (Prop_lut5_I4_O)        0.105    15.262 r  inst_sram/inst_sram_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    15.262    inst_sram_out[9]
    SLICE_X78Y99         FDRE                                         r  inst_sram_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.413    21.413    clk50
    SLICE_X78Y99         FDRE                                         r  inst_sram_rdata_reg[9]/C
                         clock pessimism              0.006    21.419    
                         clock uncertainty           -0.084    21.335    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)        0.032    21.367    inst_sram_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         21.367    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 your_cpu/idex_instr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sram_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.813ns  (logic 3.191ns (23.101%)  route 10.622ns (76.899%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.394     1.394    your_cpu/clk_out
    SLICE_X77Y107        FDRE                                         r  your_cpu/idex_instr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.348     1.742 r  your_cpu/idex_instr_reg[25]/Q
                         net (fo=8, routed)           1.654     3.396    your_cpu/alu_inst/p_6_in[20]
    SLICE_X84Y101        LUT5 (Prop_lut5_I0_O)        0.239     3.635 f  your_cpu/alu_inst/subtraction_result_carry_i_18/O
                         net (fo=31, routed)          1.837     5.472    your_cpu/alu_inst/idex_instr_reg[25]
    SLICE_X69Y107        LUT6 (Prop_lut6_I1_O)        0.105     5.577 r  your_cpu/alu_inst/subtraction_result_carry_i_14/O
                         net (fo=71, routed)          1.867     7.444    your_cpu/alu_inst_n_84
    SLICE_X86Y102        LUT6 (Prop_lut6_I5_O)        0.105     7.549 r  your_cpu/i0_i_78_comp/O
                         net (fo=2, routed)           0.531     8.080    your_cpu/alu_inst/i0_i_78_n_0_alias
    SLICE_X87Y101        LUT3 (Prop_lut3_I2_O)        0.105     8.185 r  your_cpu/alu_inst/subtraction_result_carry_i_21_comp/O
                         net (fo=1, routed)           0.447     8.632    your_cpu/resetn_reg_rep__1_0_repN_alias
    SLICE_X86Y103        LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  your_cpu/i0_i_47_comp_1/O
                         net (fo=1, routed)           0.467     9.204    your_cpu/i0_i_47_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.105     9.309 r  your_cpu/i0_i_31/O
                         net (fo=1, routed)           0.000     9.309    your_cpu/i0_i_31_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.199     9.508 r  your_cpu/i0_i_22/O
                         net (fo=1, routed)           0.000     9.508    your_cpu/i0_i_22_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I0_O)      0.085     9.593 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230     9.823    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    10.087 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    10.557    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    10.662 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    11.133    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    11.238 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.238    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.695 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.695    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.793 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.983 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    12.318    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    12.579 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.742    13.321    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y101        LUT5 (Prop_lut5_I3_O)        0.105    13.426 r  your_cpu/my_branch_predictor_inst/i0_i_5/O
                         net (fo=64, routed)          1.025    14.451    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y103        LUT5 (Prop_lut5_I4_O)        0.105    14.556 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           0.546    15.102    inst_sram/inst0[22]
    SLICE_X77Y103        LUT5 (Prop_lut5_I4_O)        0.105    15.207 r  inst_sram/inst_sram_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    15.207    inst_sram_out[22]
    SLICE_X77Y103        FDRE                                         r  inst_sram_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.284    21.284    clk50
    SLICE_X77Y103        FDRE                                         r  inst_sram_rdata_reg[22]/C
                         clock pessimism              0.083    21.367    
                         clock uncertainty           -0.084    21.283    
    SLICE_X77Y103        FDRE (Setup_fdre_C_D)        0.030    21.313    inst_sram_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         21.313    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  6.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.575     0.575    mrcore/inst/Fetch_module/aclk
    SLICE_X89Y147        FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y147        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[42]/Q
                         net (fo=1, routed)           0.055     0.771    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/DIA0
    SLICE_X88Y147        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.845     0.845    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/WCLK
    SLICE_X88Y147        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/RAMA/CLK
                         clock pessimism             -0.257     0.588    
    SLICE_X88Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.735    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.565     0.565    mrcore/inst/Decode_module/aclk
    SLICE_X81Y141        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  mrcore/inst/Decode_module/decode_RAS_reg[18]/Q
                         net (fo=1, routed)           0.055     0.761    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/DIA0
    SLICE_X80Y141        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/WCLK
    SLICE_X80Y141        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.578    
    SLICE_X80Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.725    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.566     0.566    mrcore/inst/Decode_module/aclk
    SLICE_X85Y143        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  mrcore/inst/Decode_module/decode_RAS_reg[30]/Q
                         net (fo=1, routed)           0.055     0.762    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/DIA0
    SLICE_X84Y143        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/WCLK
    SLICE_X84Y143        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.726    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.572     0.572    mrcore/inst/Decode_module/aclk
    SLICE_X77Y142        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y142        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  mrcore/inst/Decode_module/decode_RAS_reg[0]/Q
                         net (fo=1, routed)           0.055     0.768    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/DIA0
    SLICE_X76Y142        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.843     0.843    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/WCLK
    SLICE_X76Y142        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.585    
    SLICE_X76Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.732    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.573     0.573    mrcore/inst/Decode_module/aclk
    SLICE_X89Y141        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mrcore/inst/Decode_module/decode_RAS_reg[36]/Q
                         net (fo=1, routed)           0.055     0.769    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/DIA0
    SLICE_X88Y141        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.843     0.843    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/WCLK
    SLICE_X88Y141        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/CLK
                         clock pessimism             -0.257     0.586    
    SLICE_X88Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.733    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.574     0.574    mrcore/inst/Decode_module/aclk
    SLICE_X89Y146        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  mrcore/inst/Decode_module/decode_RAS_reg[42]/Q
                         net (fo=1, routed)           0.055     0.770    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/DIA0
    SLICE_X88Y146        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.844     0.844    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/WCLK
    SLICE_X88Y146        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/CLK
                         clock pessimism             -0.257     0.587    
    SLICE_X88Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.734    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/miss_vaddr1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Fetch_module/miss_vaddr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.682%)  route 0.195ns (48.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.576     0.576    mrcore/inst/Fetch_module/aclk
    SLICE_X70Y150        FDRE                                         r  mrcore/inst/Fetch_module/miss_vaddr1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.164     0.740 r  mrcore/inst/Fetch_module/miss_vaddr1_reg[24]/Q
                         net (fo=1, routed)           0.195     0.935    mrcore/inst/Fetch_module/miss_vaddr1[24]
    SLICE_X71Y149        LUT5 (Prop_lut5_I0_O)        0.045     0.980 r  mrcore/inst/Fetch_module/miss_vaddr[24]_i_1/O
                         net (fo=1, routed)           0.000     0.980    mrcore/inst/Fetch_module/miss_vaddr[24]_i_1_n_0
    SLICE_X71Y149        FDRE                                         r  mrcore/inst/Fetch_module/miss_vaddr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.849     0.849    mrcore/inst/Fetch_module/aclk
    SLICE_X71Y149        FDRE                                         r  mrcore/inst/Fetch_module/miss_vaddr_reg[24]/C
                         clock pessimism              0.000     0.849    
    SLICE_X71Y149        FDRE (Hold_fdre_C_D)         0.092     0.941    mrcore/inst/Fetch_module/miss_vaddr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MU_module/mu_wb_result_other_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.582     0.582    mrcore/inst/FU_MU_module/aclk
    SLICE_X53Y161        FDRE                                         r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y161        FDRE (Prop_fdre_C_Q)         0.141     0.723 r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[18]/Q
                         net (fo=2, routed)           0.067     0.790    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/DIA0
    SLICE_X52Y161        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.851     0.851    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/WCLK
    SLICE_X52Y161        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.257     0.595    
    SLICE_X52Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.742    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.570     0.570    mrcore/inst/fpu/aclk
    SLICE_X71Y166        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  mrcore/inst/fpu/fwb_result_reg[56]/Q
                         net (fo=3, routed)           0.067     0.778    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/DIA0
    SLICE_X70Y166        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.839     0.838    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y166        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X70Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.730    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.569     0.569    mrcore/inst/fpu/aclk
    SLICE_X75Y165        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mrcore/inst/fpu/fwb_result_reg[38]/Q
                         net (fo=3, routed)           0.067     0.777    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/DIA0
    SLICE_X74Y165        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/WCLK
    SLICE_X74Y165        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X74Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.729    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y16     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y16     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y14     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y14     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y176    mrcore/inst/ROB_module/robmem_mdu_result_reg_r5_0_7_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y177    mrcore/inst/ROB_module/robmem_mu_result_reg_r2_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y177    mrcore/inst/ROB_module/robmem_mu_result_reg_r2_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y191    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r1_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y190    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r2_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X16Y190    mrcore/inst/ROB_module/robmem_mdu_result_other_reg_r2_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.694ns (14.189%)  route 4.197ns (85.811%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.594     9.218    resetn_i_3_n_0
    SLICE_X89Y109        LUT3 (Prop_lut3_I1_O)        0.105     9.323 r  resetn_rep_i_1/O
                         net (fo=4, routed)           1.048    10.372    resetn_rep_i_1_n_0
    SLICE_X78Y113        FDRE                                         r  resetn_reg_rep_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.272    15.169    sys_clk_IBUF_BUFG
    SLICE_X78Y113        FDRE                                         r  resetn_reg_rep_replica_1/C
                         clock pessimism              0.267    15.437    
                         clock uncertainty           -0.035    15.401    
    SLICE_X78Y113        FDRE (Setup_fdre_C_D)       -0.039    15.362    resetn_reg_rep_replica_1
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.694ns (14.776%)  route 4.003ns (85.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          1.139    10.177    resetn_rep_i_1__1_n_0
    SLICE_X85Y113        FDRE                                         r  resetn_reg_rep__1_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.274    15.171    sys_clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  resetn_reg_rep__1_replica_1/C
                         clock pessimism              0.207    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)       -0.075    15.268    resetn_reg_rep__1_replica_1
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.694ns (15.577%)  route 3.761ns (84.423%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.594     9.218    resetn_i_3_n_0
    SLICE_X89Y109        LUT3 (Prop_lut3_I1_O)        0.105     9.323 r  resetn_rep_i_1/O
                         net (fo=4, routed)           0.612     9.936    resetn_rep_i_1_n_0
    SLICE_X87Y105        FDRE                                         r  resetn_reg_rep_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.278    15.175    sys_clk_IBUF_BUFG
    SLICE_X87Y105        FDRE                                         r  resetn_reg_rep_replica_2/C
                         clock pessimism              0.207    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)       -0.047    15.300    resetn_reg_rep_replica_2
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.694ns (15.824%)  route 3.692ns (84.176%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.594     9.218    resetn_i_3_n_0
    SLICE_X89Y109        LUT3 (Prop_lut3_I1_O)        0.105     9.323 r  resetn_rep_i_1/O
                         net (fo=4, routed)           0.543     9.866    resetn_rep_i_1_n_0
    SLICE_X91Y111        FDRE                                         r  resetn_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.290    15.187    sys_clk_IBUF_BUFG
    SLICE_X91Y111        FDRE                                         r  resetn_reg_rep/C
                         clock pessimism              0.207    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X91Y111        FDRE (Setup_fdre_C_D)       -0.039    15.320    resetn_reg_rep
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.694ns (16.296%)  route 3.565ns (83.704%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          0.701     9.739    resetn_rep_i_1__1_n_0
    SLICE_X89Y109        FDRE                                         r  resetn_reg_rep__1_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.289    15.186    sys_clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  resetn_reg_rep__1_replica_3/C
                         clock pessimism              0.207    15.394    
                         clock uncertainty           -0.035    15.358    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)       -0.039    15.319    resetn_reg_rep__1_replica_3
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.694ns (16.332%)  route 3.555ns (83.668%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.594     9.218    resetn_i_3_n_0
    SLICE_X89Y109        LUT3 (Prop_lut3_I1_O)        0.105     9.323 r  resetn_rep_i_1/O
                         net (fo=4, routed)           0.406     9.730    resetn_rep_i_1_n_0
    SLICE_X89Y105        FDRE                                         r  resetn_reg_rep_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.290    15.187    sys_clk_IBUF_BUFG
    SLICE_X89Y105        FDRE                                         r  resetn_reg_rep_replica/C
                         clock pessimism              0.207    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X89Y105        FDRE (Setup_fdre_C_D)       -0.047    15.312    resetn_reg_rep_replica
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.694ns (16.440%)  route 3.527ns (83.560%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          0.664     9.702    resetn_rep_i_1__1_n_0
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.278    15.175    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
                         clock pessimism              0.207    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)       -0.039    15.308    resetn_reg_rep__1_replica_7
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.694ns (16.626%)  route 3.480ns (83.374%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          0.617     9.655    resetn_rep_i_1__1_n_0
    SLICE_X86Y109        FDRE                                         r  resetn_reg_rep__1_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.277    15.174    sys_clk_IBUF_BUFG
    SLICE_X86Y109        FDRE                                         r  resetn_reg_rep__1_replica_5/C
                         clock pessimism              0.207    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X86Y109        FDRE (Setup_fdre_C_D)       -0.039    15.307    resetn_reg_rep__1_replica_5
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.694ns (16.464%)  route 3.521ns (83.536%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          0.658     9.696    resetn_rep_i_1__1_n_0
    SLICE_X78Y112        FDRE                                         r  resetn_reg_rep__1_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.273    15.170    sys_clk_IBUF_BUFG
    SLICE_X78Y112        FDRE                                         r  resetn_reg_rep__1_replica/C
                         clock pessimism              0.267    15.438    
                         clock uncertainty           -0.035    15.402    
    SLICE_X78Y112        FDRE (Setup_fdre_C_D)       -0.039    15.363    resetn_reg_rep__1_replica
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 rstcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__1_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.694ns (16.540%)  route 3.502ns (83.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.382     5.481    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.379     5.860 f  rstcnt_reg[17]/Q
                         net (fo=2, routed)           0.731     6.590    rstcnt_reg[17]
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.105     6.695 r  resetn_i_5/O
                         net (fo=1, routed)           0.824     7.520    resetn_i_5_n_0
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.105     7.625 r  resetn_i_3/O
                         net (fo=4, routed)           1.308     8.933    resetn_i_3_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.105     9.038 r  resetn_rep_i_1__1/O
                         net (fo=11, routed)          0.639     9.676    resetn_rep_i_1__1_n_0
    SLICE_X90Y105        FDRE                                         r  resetn_reg_rep__1_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.293    15.190    sys_clk_IBUF_BUFG
    SLICE_X90Y105        FDRE                                         r  resetn_reg_rep__1_replica_8/C
                         clock pessimism              0.207    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X90Y105        FDRE (Setup_fdre_C_D)       -0.015    15.347    resetn_reg_rep__1_replica_8
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[11]/Q
                         net (fo=2, routed)           0.115     2.175    rstcnt_reg[11]
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.283 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.283    rstcnt_reg[8]_i_1_n_4
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.464    sys_clk_IBUF_BUFG
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.545     1.919    
    SLICE_X73Y122        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.916    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.141     2.057 r  rstcnt_reg[19]/Q
                         net (fo=2, routed)           0.115     2.172    rstcnt_reg[19]
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.280 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.280    rstcnt_reg[16]_i_1_n_4
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     2.461    sys_clk_IBUF_BUFG
    SLICE_X73Y124        FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.545     1.916    
    SLICE_X73Y124        FDRE (Hold_fdre_C_D)         0.105     2.021    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.916    sys_clk_IBUF_BUFG
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDRE (Prop_fdre_C_Q)         0.141     2.057 r  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.115     2.172    rstcnt_reg[23]
    SLICE_X73Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.280 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.280    rstcnt_reg[20]_i_1_n_4
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     2.461    sys_clk_IBUF_BUFG
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism             -0.545     1.916    
    SLICE_X73Y125        FDRE (Hold_fdre_C_D)         0.105     2.021    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[31]/Q
                         net (fo=2, routed)           0.115     2.175    rstcnt_reg[31]
    SLICE_X73Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.283 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.283    rstcnt_reg[28]_i_1_n_4
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.464    sys_clk_IBUF_BUFG
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism             -0.545     1.919    
    SLICE_X73Y127        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y121        FDRE                                         r  rstcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[7]/Q
                         net (fo=2, routed)           0.115     2.175    rstcnt_reg[7]
    SLICE_X73Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.283 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.283    rstcnt_reg[4]_i_1_n_4
    SLICE_X73Y121        FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.465    sys_clk_IBUF_BUFG
    SLICE_X73Y121        FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.546     1.919    
    SLICE_X73Y121        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.920    sys_clk_IBUF_BUFG
    SLICE_X73Y120        FDRE                                         r  rstcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  rstcnt_reg[3]/Q
                         net (fo=2, routed)           0.118     2.180    rstcnt_reg[3]
    SLICE_X73Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.288 r  rstcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.288    rstcnt_reg[0]_i_2_n_4
    SLICE_X73Y120        FDRE                                         r  rstcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.466    sys_clk_IBUF_BUFG
    SLICE_X73Y120        FDRE                                         r  rstcnt_reg[3]/C
                         clock pessimism             -0.546     1.920    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.105     2.025    rstcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.917    sys_clk_IBUF_BUFG
    SLICE_X73Y123        FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141     2.058 r  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.118     2.177    rstcnt_reg[15]
    SLICE_X73Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[12]_i_1_n_4
    SLICE_X73Y123        FDRE                                         r  rstcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.833     2.462    sys_clk_IBUF_BUFG
    SLICE_X73Y123        FDRE                                         r  rstcnt_reg[15]/C
                         clock pessimism             -0.545     1.917    
    SLICE_X73Y123        FDRE (Hold_fdre_C_D)         0.105     2.022    rstcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.917    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141     2.058 r  rstcnt_reg[27]/Q
                         net (fo=2, routed)           0.118     2.177    rstcnt_reg[27]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[24]_i_1_n_4
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.833     2.462    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism             -0.545     1.917    
    SLICE_X73Y126        FDRE (Hold_fdre_C_D)         0.105     2.022    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.117     2.177    rstcnt_reg[10]
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.288 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.288    rstcnt_reg[8]_i_1_n_5
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.464    sys_clk_IBUF_BUFG
    SLICE_X73Y122        FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.545     1.919    
    SLICE_X73Y122        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.916    sys_clk_IBUF_BUFG
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDRE (Prop_fdre_C_Q)         0.141     2.057 r  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.117     2.174    rstcnt_reg[22]
    SLICE_X73Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.285 r  rstcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[20]_i_1_n_5
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     2.461    sys_clk_IBUF_BUFG
    SLICE_X73Y125        FDRE                                         r  rstcnt_reg[22]/C
                         clock pessimism             -0.545     1.916    
    SLICE_X73Y125        FDRE (Hold_fdre_C_D)         0.105     2.021    rstcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y112  resetn_reg_rep__1_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y113  resetn_reg_rep__1_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y108  resetn_reg_rep__1_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109  resetn_reg_rep__1_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y106  resetn_reg_rep__1_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y109  resetn_reg_rep__1_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y105  resetn_reg_rep_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y102  resetn_reg_rep__1_replica_7/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X90Y105  resetn_reg_rep__1_replica_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y113  resetn_reg_rep_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109  resetn_reg_rep__1_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X90Y105  resetn_reg_rep__1_replica_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y108  resetn_reg_rep__1_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109  resetn_reg_rep__1_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y109  resetn_reg_rep__1_replica_5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y123  rstcnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y123  rstcnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y123  rstcnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y123  rstcnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y102  resetn_reg_rep__1_replica_7/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X90Y105  resetn_reg_rep__1_replica_8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y107  resetn_reg_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y120  rstcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y120  rstcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y120  rstcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y120  rstcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y112  resetn_reg_rep__1_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y112  resetn_reg_rep__1_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y113  resetn_reg_rep__1_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :          198  Failing Endpoints,  Worst Slack       -2.100ns,  Total Violation     -107.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.745ns  (logic 2.746ns (35.454%)  route 4.999ns (64.546%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.742    21.346    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y101        LUT5 (Prop_lut5_I3_O)        0.105    21.451 r  your_cpu/my_branch_predictor_inst/i0_i_5/O
                         net (fo=64, routed)          1.025    22.476    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y103        LUT5 (Prop_lut5_I4_O)        0.105    22.581 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           0.546    23.127    inst_sram/inst0[22]
    SLICE_X77Y103        LUT5 (Prop_lut5_I4_O)        0.105    23.232 r  inst_sram/inst_sram_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    23.232    inst_sram_out[22]
    SLICE_X77Y103        FDRE                                         r  inst_sram_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.284    21.284    clk50
    SLICE_X77Y103        FDRE                                         r  inst_sram_rdata_reg[22]/C
                         clock pessimism              0.000    21.284    
                         clock uncertainty           -0.182    21.102    
    SLICE_X77Y103        FDRE (Setup_fdre_C_D)        0.030    21.132    inst_sram_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         21.132    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.676ns  (logic 2.746ns (35.772%)  route 4.930ns (64.228%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 f  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          1.026    22.466    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X80Y100        LUT5 (Prop_lut5_I1_O)        0.105    22.571 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           0.487    23.058    inst_sram/inst0[17]
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.105    23.163 r  inst_sram/inst_sram_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    23.163    inst_sram_out[17]
    SLICE_X78Y100        FDRE                                         r  inst_sram_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.276    21.276    clk50
    SLICE_X78Y100        FDRE                                         r  inst_sram_rdata_reg[17]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.182    21.094    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.032    21.126    inst_sram_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         21.126    
                         arrival time                         -23.163    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.801ns  (logic 2.746ns (35.202%)  route 5.055ns (64.798%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 21.413 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    22.430    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    22.535 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.647    23.182    inst_sram/inst0[9]
    SLICE_X78Y99         LUT5 (Prop_lut5_I4_O)        0.105    23.287 r  inst_sram/inst_sram_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    23.287    inst_sram_out[9]
    SLICE_X78Y99         FDRE                                         r  inst_sram_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.413    21.413    clk50
    SLICE_X78Y99         FDRE                                         r  inst_sram_rdata_reg[9]/C
                         clock pessimism              0.000    21.413    
                         clock uncertainty           -0.182    21.231    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)        0.032    21.263    inst_sram_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.287    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.655ns  (logic 2.746ns (35.871%)  route 4.909ns (64.129%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    22.430    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    22.535 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.502    23.037    inst_sram/inst0[15]
    SLICE_X78Y101        LUT5 (Prop_lut5_I4_O)        0.105    23.142 r  inst_sram/inst_sram_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    23.142    inst_sram_out[15]
    SLICE_X78Y101        FDRE                                         r  inst_sram_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.276    21.276    clk50
    SLICE_X78Y101        FDRE                                         r  inst_sram_rdata_reg[15]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.182    21.094    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.030    21.124    inst_sram_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         21.124    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.648ns  (logic 2.746ns (35.905%)  route 4.902ns (64.095%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.742    21.346    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y101        LUT5 (Prop_lut5_I3_O)        0.105    21.451 r  your_cpu/my_branch_predictor_inst/i0_i_5/O
                         net (fo=64, routed)          1.023    22.474    inst_sram/i2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y103        LUT5 (Prop_lut5_I1_O)        0.105    22.579 r  inst_sram/i2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.451    23.030    inst_sram/inst2[5]
    SLICE_X77Y104        LUT5 (Prop_lut5_I0_O)        0.105    23.135 r  inst_sram/inst_sram_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    23.135    inst_sram_out[5]
    SLICE_X77Y104        FDRE                                         r  inst_sram_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.284    21.284    clk50
    SLICE_X77Y104        FDRE                                         r  inst_sram_rdata_reg[5]/C
                         clock pessimism              0.000    21.284    
                         clock uncertainty           -0.182    21.102    
    SLICE_X77Y104        FDRE (Setup_fdre_C_D)        0.030    21.132    inst_sram_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         21.132    
                         arrival time                         -23.135    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.638ns  (logic 2.746ns (35.950%)  route 4.892ns (64.050%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    22.430    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    22.535 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.485    23.020    inst_sram/inst0[4]
    SLICE_X79Y100        LUT5 (Prop_lut5_I4_O)        0.105    23.125 r  inst_sram/inst_sram_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    23.125    inst_sram_out[4]
    SLICE_X79Y100        FDRE                                         r  inst_sram_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.276    21.276    clk50
    SLICE_X79Y100        FDRE                                         r  inst_sram_rdata_reg[4]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.182    21.094    
    SLICE_X79Y100        FDRE (Setup_fdre_C_D)        0.030    21.124    inst_sram_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         21.124    
                         arrival time                         -23.125    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.668ns  (logic 2.767ns (36.083%)  route 4.902ns (63.917%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    22.430    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    22.535 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.494    23.029    inst_sram/inst0[10]
    SLICE_X78Y101        LUT5 (Prop_lut5_I4_O)        0.126    23.155 r  inst_sram/inst_sram_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    23.155    inst_sram_out[10]
    SLICE_X78Y101        FDRE                                         r  inst_sram_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.276    21.276    clk50
    SLICE_X78Y101        FDRE                                         r  inst_sram_rdata_reg[10]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.182    21.094    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.069    21.163    inst_sram_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         21.163    
                         arrival time                         -23.155    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.766ns  (logic 2.746ns (35.358%)  route 5.020ns (64.642%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 21.413 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          1.098    22.538    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.105    22.643 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=3, routed)           0.505    23.148    inst_sram/inst0[30]
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.105    23.253 r  inst_sram/inst_sram_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    23.253    inst_sram_out[30]
    SLICE_X81Y98         FDRE                                         r  inst_sram_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.413    21.413    clk50
    SLICE_X81Y98         FDRE                                         r  inst_sram_rdata_reg[30]/C
                         clock pessimism              0.000    21.413    
                         clock uncertainty           -0.182    21.231    
    SLICE_X81Y98         FDRE (Setup_fdre_C_D)        0.032    21.263    inst_sram_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.253    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.935ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.711ns  (logic 2.746ns (35.612%)  route 4.965ns (64.388%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 21.413 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.730    21.334    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.439 r  your_cpu/my_branch_predictor_inst/i0_i_2/O
                         net (fo=63, routed)          0.991    22.430    inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I2_O)        0.105    22.535 r  inst_sram/i0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=6, routed)           0.557    23.092    inst_sram/inst0[14]
    SLICE_X79Y99         LUT5 (Prop_lut5_I4_O)        0.105    23.197 r  inst_sram/inst_sram_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    23.197    inst_sram_out[14]
    SLICE_X79Y99         FDRE                                         r  inst_sram_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.413    21.413    clk50
    SLICE_X79Y99         FDRE                                         r  inst_sram_rdata_reg[14]/C
                         clock pessimism              0.000    21.413    
                         clock uncertainty           -0.182    21.231    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)        0.032    21.263    inst_sram_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.197    
  -------------------------------------------------------------------
                         slack                                 -1.935    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 resetn_reg_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_sram_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        7.556ns  (logic 2.746ns (36.342%)  route 4.810ns (63.658%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 21.287 - 20.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 15.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.388    15.487    sys_clk_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  resetn_reg_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.379    15.866 f  resetn_reg_rep__1_replica_7/Q
                         net (fo=8, routed)           0.384    16.250    your_cpu/resetn_reg_rep__1_n_0_repN_7_alias
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.105    16.355 r  your_cpu/i0_i_105/O
                         net (fo=1, routed)           0.312    16.667    your_cpu/i0_i_105_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I5_O)        0.105    16.772 r  your_cpu/i0_i_57_comp/O
                         net (fo=1, routed)           0.484    17.256    your_cpu/i0_i_57_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.105    17.361 r  your_cpu/i0_i_33/O
                         net (fo=1, routed)           0.000    17.361    your_cpu/i0_i_33_n_0
    SLICE_X86Y105        MUXF7 (Prop_muxf7_I0_O)      0.178    17.539 r  your_cpu/i0_i_23/O
                         net (fo=1, routed)           0.000    17.539    your_cpu/i0_i_23_n_0
    SLICE_X86Y105        MUXF8 (Prop_muxf8_I1_O)      0.079    17.618 r  your_cpu/i0_i_19/O
                         net (fo=1, routed)           0.230    17.848    your_cpu/i0_i_19_n_0
    SLICE_X85Y105        LUT2 (Prop_lut2_I1_O)        0.264    18.112 r  your_cpu/i0_i_17/O
                         net (fo=32, routed)          0.470    18.582    your_cpu/i0_i_17_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I2_O)        0.105    18.687 r  your_cpu/jump_check0_carry_i_13/O
                         net (fo=1, routed)           0.471    19.158    your_cpu/jump_target_addr[3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.105    19.263 r  your_cpu/jump_check0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.263    your_cpu/jump_check0_carry_i_3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.720 r  your_cpu/jump_check0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.720    your_cpu/jump_check0_carry_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.818 r  your_cpu/jump_check0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.818    your_cpu/jump_check0_carry__0_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.008 r  your_cpu/jump_check0_carry__1/CO[2]
                         net (fo=1, routed)           0.335    20.343    your_cpu/jump_check0
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.261    20.604 r  your_cpu/i0_i_8/O
                         net (fo=157, routed)         0.495    21.098    your_cpu/my_branch_predictor_inst/jump_check
    SLICE_X79Y104        LUT5 (Prop_lut5_I3_O)        0.105    21.203 f  your_cpu/my_branch_predictor_inst/i0_i_4/O
                         net (fo=64, routed)          1.126    22.330    inst_sram/i1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X75Y103        LUT5 (Prop_lut5_I0_O)        0.105    22.435 r  inst_sram/i1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.503    22.938    inst_sram/inst1[21]
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.105    23.043 r  inst_sram/inst_sram_rdata[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.043    inst_sram_out[21]
    SLICE_X75Y102        FDRE                                         r  inst_sram_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       1.287    21.287    clk50
    SLICE_X75Y102        FDRE                                         r  inst_sram_rdata_reg[21]/C
                         clock pessimism              0.000    21.287    
                         clock uncertainty           -0.182    21.105    
    SLICE_X75Y102        FDRE (Setup_fdre_C_D)        0.030    21.135    inst_sram_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         21.135    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                 -1.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_src2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.693%)  route 0.271ns (59.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.271     2.330    your_cpu/regfile_inst/idex_src2_reg[31]
    SLICE_X85Y106        LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  your_cpu/regfile_inst/idex_src2[31]_i_1/O
                         net (fo=1, routed)           0.000     2.375    your_cpu/idex_src20[31]
    SLICE_X85Y106        FDRE                                         r  your_cpu/idex_src2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    your_cpu/clk_out
    SLICE_X85Y106        FDRE                                         r  your_cpu/idex_src2_reg[31]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.092     1.110    your_cpu/idex_src2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_src2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.693%)  route 0.271ns (59.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.271     2.330    your_cpu/regfile_inst/idex_src2_reg[31]
    SLICE_X85Y106        LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  your_cpu/regfile_inst/idex_src2[28]_i_1/O
                         net (fo=1, routed)           0.000     2.375    your_cpu/idex_src20[28]
    SLICE_X85Y106        FDRE                                         r  your_cpu/idex_src2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    your_cpu/clk_out
    SLICE_X85Y106        FDRE                                         r  your_cpu/idex_src2_reg[28]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.091     1.109    your_cpu/idex_src2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_jump_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.184ns (30.785%)  route 0.414ns (69.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.414     2.473    your_cpu/my_branch_predictor_inst/idex_jump_addr_reg[31]
    SLICE_X80Y102        LUT3 (Prop_lut3_I2_O)        0.043     2.516 r  your_cpu/my_branch_predictor_inst/idex_jump_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     2.516    your_cpu/idex_jump_addr0[17]
    SLICE_X80Y102        FDRE                                         r  your_cpu/idex_jump_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.838     0.838    your_cpu/clk_out
    SLICE_X80Y102        FDRE                                         r  your_cpu/idex_jump_addr_reg[17]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.182     1.020    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.131     1.151    your_cpu/idex_jump_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_jump_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.016%)  route 0.414ns (68.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.414     2.473    your_cpu/my_branch_predictor_inst/idex_jump_addr_reg[31]
    SLICE_X80Y102        LUT3 (Prop_lut3_I2_O)        0.045     2.518 r  your_cpu/my_branch_predictor_inst/idex_jump_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.518    your_cpu/idex_jump_addr0[15]
    SLICE_X80Y102        FDRE                                         r  your_cpu/idex_jump_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.838     0.838    your_cpu/clk_out
    SLICE_X80Y102        FDRE                                         r  your_cpu/idex_jump_addr_reg[15]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.182     1.020    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.121     1.141    your_cpu/idex_jump_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_src1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.525%)  route 0.423ns (69.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.423     2.483    your_cpu/regfile_inst/idex_src2_reg[31]
    SLICE_X84Y108        LUT5 (Prop_lut5_I0_O)        0.045     2.528 r  your_cpu/regfile_inst/idex_src1[26]_i_1/O
                         net (fo=1, routed)           0.000     2.528    your_cpu/idex_src10[26]
    SLICE_X84Y108        FDRE                                         r  your_cpu/idex_src1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.835     0.835    your_cpu/clk_out
    SLICE_X84Y108        FDRE                                         r  your_cpu/idex_src1_reg[26]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.182     1.017    
    SLICE_X84Y108        FDRE (Hold_fdre_C_D)         0.121     1.138    your_cpu/idex_src1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/regfile_inst/register_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.652%)  route 0.463ns (71.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.576     1.928    sys_clk_IBUF_BUFG
    SLICE_X73Y107        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.141     2.069 r  resetn_reg_rep__0/Q
                         net (fo=87, routed)          0.248     2.317    your_cpu/regfile_inst/idex_src2_reg[25]
    SLICE_X77Y106        LUT4 (Prop_lut4_I1_O)        0.045     2.362 r  your_cpu/regfile_inst/register_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           0.216     2.578    your_cpu/regfile_inst/register_reg_r2_0_31_6_11/DIB0
    SLICE_X74Y103        RAMD32                                       r  your_cpu/regfile_inst/register_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.845     0.845    your_cpu/regfile_inst/register_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y103        RAMD32                                       r  your_cpu/regfile_inst/register_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.182     1.027    
    SLICE_X74Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.173    your_cpu/regfile_inst/register_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_src1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.485     2.545    your_cpu/regfile_inst/idex_src2_reg[31]
    SLICE_X84Y107        LUT5 (Prop_lut5_I0_O)        0.045     2.590 r  your_cpu/regfile_inst/idex_src1[31]_i_1/O
                         net (fo=1, routed)           0.000     2.590    your_cpu/idex_src10[31]
    SLICE_X84Y107        FDRE                                         r  your_cpu/idex_src1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.835     0.835    your_cpu/clk_out
    SLICE_X84Y107        FDRE                                         r  your_cpu/idex_src1_reg[31]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.182     1.017    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.121     1.138    your_cpu/idex_src1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/regfile_inst/register_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.234%)  route 0.523ns (73.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.576     1.928    sys_clk_IBUF_BUFG
    SLICE_X73Y107        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.141     2.069 r  resetn_reg_rep__0/Q
                         net (fo=87, routed)          0.248     2.317    your_cpu/regfile_inst/idex_src2_reg[25]
    SLICE_X77Y106        LUT4 (Prop_lut4_I1_O)        0.045     2.362 r  your_cpu/regfile_inst/register_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           0.275     2.637    your_cpu/regfile_inst/register_reg_r1_0_31_6_11/DIB0
    SLICE_X76Y102        RAMD32                                       r  your_cpu/regfile_inst/register_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.845     0.845    your_cpu/regfile_inst/register_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y102        RAMD32                                       r  your_cpu/regfile_inst/register_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.182     1.027    
    SLICE_X76Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.173    your_cpu/regfile_inst/register_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_jump_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.183ns (26.724%)  route 0.502ns (73.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.502     2.561    your_cpu/my_branch_predictor_inst/idex_jump_addr_reg[31]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.042     2.603 r  your_cpu/my_branch_predictor_inst/idex_jump_addr[18]_i_1/O
                         net (fo=1, routed)           0.000     2.603    your_cpu/idex_jump_addr0[18]
    SLICE_X82Y100        FDRE                                         r  your_cpu/idex_jump_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    your_cpu/clk_out
    SLICE_X82Y100        FDRE                                         r  your_cpu/idex_jump_addr_reg[18]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.107     1.125    your_cpu/idex_jump_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/idex_jump_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.183ns (26.685%)  route 0.503ns (73.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.918    sys_clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  resetn_reg_rep__1/Q
                         net (fo=52, routed)          0.503     2.562    your_cpu/my_branch_predictor_inst/idex_jump_addr_reg[31]
    SLICE_X83Y100        LUT3 (Prop_lut3_I2_O)        0.042     2.604 r  your_cpu/my_branch_predictor_inst/idex_jump_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.604    your_cpu/idex_jump_addr0[8]
    SLICE_X83Y100        FDRE                                         r  your_cpu/idex_jump_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16234, routed)       0.836     0.836    your_cpu/clk_out
    SLICE_X83Y100        FDRE                                         r  your_cpu/idex_jump_addr_reg[8]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.107     1.125    your_cpu/idex_jump_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.479    





