#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x606441b98240 .scope module, "comparator2" "comparator2" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /OUTPUT 16 "comp_op";
P_0x606441af3650 .param/l "dataWidth" 0 2 4, +C4<00000000000000000000000000010000>;
P_0x606441af3690 .param/l "ptype" 0 2 5, +C4<00000000000000000000000000000001>;
L_0x75c140c88018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x606441b64740_0 .net/2u *"_ivl_0", 15 0, L_0x75c140c88018;  1 drivers
o0x75c140cd1048 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441b5deb0_0 .net "ce", 0 0, o0x75c140cd1048;  0 drivers
v0x606441b5de10_0 .net "comp_op", 15 0, L_0x606441bd5690;  1 drivers
o0x75c140cd10a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x606441b5dbe0_0 .net "in1", 15 0, o0x75c140cd10a8;  0 drivers
o0x75c140cd10d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x606441b5dd20_0 .net "in2", 15 0, o0x75c140cd10d8;  0 drivers
v0x606441b5a0d0_0 .var "temp", 15 0;
E_0x606441adc310 .event anyedge, v0x606441b5dbe0_0, v0x606441b5dd20_0;
L_0x606441bd5690 .functor MUXZ 16, L_0x75c140c88018, v0x606441b5a0d0_0, o0x75c140cd1048, C4<>;
S_0x606441b961f0 .scope module, "control_logic2" "control_logic2" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "master_rst";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /OUTPUT 2 "sel";
    .port_info 4 /OUTPUT 1 "rst_m";
    .port_info 5 /OUTPUT 1 "op_en";
    .port_info 6 /OUTPUT 1 "load_sr";
    .port_info 7 /OUTPUT 1 "global_rst";
    .port_info 8 /OUTPUT 1 "end_op";
P_0x606441b7e900 .param/l "M" 0 3 4, C4<000000100>;
P_0x606441b7e940 .param/l "P" 0 3 5, C4<000000010>;
o0x75c140cd11f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441babb80_0 .net "ce", 0 0, o0x75c140cd11f8;  0 drivers
o0x75c140cd1228 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441babc60_0 .net "clk", 0 0, o0x75c140cd1228;  0 drivers
v0x606441babd20_0 .var/i "col_count", 31 0;
v0x606441babde0_0 .var/i "count", 31 0;
v0x606441babec0_0 .var "end_op", 0 0;
v0x606441babfd0_0 .var "global_rst", 0 0;
v0x606441bac090_0 .var "load_sr", 0 0;
o0x75c140cd1348 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441bac150_0 .net "master_rst", 0 0, o0x75c140cd1348;  0 drivers
v0x606441bac210_0 .var/i "nbgh_row_count", 31 0;
v0x606441bac2f0_0 .var "op_en", 0 0;
v0x606441bac3b0_0 .var/i "row_count", 31 0;
v0x606441bac490_0 .var "rst_m", 0 0;
v0x606441bac550_0 .var "sel", 1 0;
E_0x606441b985a0 .event posedge, v0x606441babc60_0;
S_0x606441b93d70 .scope module, "convolver_tb" "convolver_tb" 4 3;
 .timescale -9 -12;
P_0x606441b83de0 .param/l "CLK_PERIOD" 0 4 10, +C4<00000000000000000000000000101000>;
P_0x606441b83e20 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_0x606441b83e60 .param/l "INPUT_SIZE" 0 4 7, +C4<00000000000000000000000000011100>;
P_0x606441b83ea0 .param/l "KERNEL_SIZE" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x606441b83ee0 .param/l "STRIDE" 0 4 9, +C4<00000000000000000000000000000001>;
v0x606441bc2c20_0 .var "bias", 7 0;
v0x606441bc2d30_0 .var "ce", 0 0;
v0x606441bc2dd0_0 .var "clk", 0 0;
v0x606441bc2ea0_0 .net "conv_op", 7 0, L_0x606441bd61f0;  1 drivers
v0x606441bc2f70 .array "convo_output", 675 0, 7 0;
v0x606441bc3010_0 .net "end_conv", 0 0, v0x606441bc2290_0;  1 drivers
v0x606441bc30b0_0 .var "global_rst", 0 0;
v0x606441bc3150_0 .var/i "i", 31 0;
v0x606441bc31f0 .array "input_data", 783 0, 7 0;
v0x606441bc32b0 .array "kernel_data", 8 0, 7 0;
v0x606441bc3370_0 .var "myInput", 7 0;
v0x606441bc3430_0 .var/i "pass_count", 31 0;
v0x606441bc3510_0 .net "valid_conv", 0 0, v0x606441bc28e0_0;  1 drivers
v0x606441bc35e0_0 .var "weight", 71 0;
S_0x606441bac750 .scope module, "uut" "convolver" 4 40, 5 3 0, S_0x606441b93d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "global_rst";
    .port_info 3 /INPUT 8 "myInput";
    .port_info 4 /INPUT 72 "weight";
    .port_info 5 /INPUT 8 "bias";
    .port_info 6 /OUTPUT 8 "conv_op";
    .port_info 7 /OUTPUT 1 "valid_conv";
    .port_info 8 /OUTPUT 1 "end_conv";
P_0x606441ae0650 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x606441ae0690 .param/l "INPUT_SIZE" 0 5 5, +C4<00000000000000000000000000011100>;
P_0x606441ae06d0 .param/l "KERNEL_SIZE" 0 5 6, +C4<00000000000000000000000000000011>;
P_0x606441ae0710 .param/l "STRIDE" 0 5 7, +C4<00000000000000000000000000000001>;
v0x606441bc1d70_0 .net "bias", 7 0, v0x606441bc2c20_0;  1 drivers
v0x606441bc1e50_0 .net "ce", 0 0, v0x606441bc2d30_0;  1 drivers
v0x606441bc1f10_0 .net "clk", 0 0, v0x606441bc2dd0_0;  1 drivers
v0x606441bc1fe0_0 .var "col_counter", 5 0;
v0x606441bc2080_0 .net "conv_op", 7 0, L_0x606441bd61f0;  alias, 1 drivers
v0x606441bc21b0_0 .var "cycle_counter", 10 0;
v0x606441bc2290_0 .var "end_conv", 0 0;
v0x606441bc2350_0 .net "global_rst", 0 0, v0x606441bc30b0_0;  1 drivers
v0x606441bc23f0_0 .net "myInput", 7 0, v0x606441bc3370_0;  1 drivers
v0x606441bc24b0_0 .var "row_counter", 5 0;
L_0x75c140c88060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x606441bc2590 .array "tmp", 0 10;
v0x606441bc2590_0 .net v0x606441bc2590 0, 7 0, L_0x75c140c88060; 1 drivers
v0x606441bc2590_1 .net v0x606441bc2590 1, 7 0, v0x606441bad7f0_0; 1 drivers
v0x606441bc2590_2 .net v0x606441bc2590 2, 7 0, v0x606441bae760_0; 1 drivers
v0x606441bc2590_3 .net v0x606441bc2590 3, 7 0, L_0x606441b63d80; 1 drivers
v0x606441bc2590_4 .net v0x606441bc2590 4, 7 0, v0x606441bb5aa0_0; 1 drivers
v0x606441bc2590_5 .net v0x606441bc2590 5, 7 0, v0x606441bb69d0_0; 1 drivers
v0x606441bc2590_6 .net v0x606441bc2590 6, 7 0, L_0x606441b63490; 1 drivers
v0x606441bc2590_7 .net v0x606441bc2590 7, 7 0, v0x606441bbde80_0; 1 drivers
v0x606441bc2590_8 .net v0x606441bc2590 8, 7 0, v0x606441bbee70_0; 1 drivers
v0x606441bc2590_9 .net v0x606441bc2590 9, 7 0, v0x606441bc0010_0; 1 drivers
o0x75c140cd32f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x606441bc2590_10 .net v0x606441bc2590 10, 7 0, o0x75c140cd32f8; 0 drivers
v0x606441bc28e0_0 .var "valid_conv", 0 0;
v0x606441bc2980_0 .net "weight", 71 0, v0x606441bc35e0_0;  1 drivers
v0x606441bc2a60 .array "weight_tmp", 0 8;
v0x606441bc2a60_0 .net v0x606441bc2a60 0, 7 0, L_0x606441bd57b0; 1 drivers
v0x606441bc2a60_1 .net v0x606441bc2a60 1, 7 0, L_0x606441bd58f0; 1 drivers
v0x606441bc2a60_2 .net v0x606441bc2a60 2, 7 0, L_0x606441bd59e0; 1 drivers
v0x606441bc2a60_3 .net v0x606441bc2a60 3, 7 0, L_0x606441bd5ad0; 1 drivers
v0x606441bc2a60_4 .net v0x606441bc2a60 4, 7 0, L_0x606441bd5ba0; 1 drivers
v0x606441bc2a60_5 .net v0x606441bc2a60 5, 7 0, L_0x606441bd5c90; 1 drivers
v0x606441bc2a60_6 .net v0x606441bc2a60 6, 7 0, L_0x606441bd5dc0; 1 drivers
v0x606441bc2a60_7 .net v0x606441bc2a60 7, 7 0, L_0x606441bd5fc0; 1 drivers
v0x606441bc2a60_8 .net v0x606441bc2a60 8, 7 0, L_0x606441bd6100; 1 drivers
L_0x606441bd57b0 .part v0x606441bc35e0_0, 0, 8;
L_0x606441bd58f0 .part v0x606441bc35e0_0, 8, 8;
L_0x606441bd59e0 .part v0x606441bc35e0_0, 16, 8;
L_0x606441bd5ad0 .part v0x606441bc35e0_0, 24, 8;
L_0x606441bd5ba0 .part v0x606441bc35e0_0, 32, 8;
L_0x606441bd5c90 .part v0x606441bc35e0_0, 40, 8;
L_0x606441bd5dc0 .part v0x606441bc35e0_0, 48, 8;
L_0x606441bd5fc0 .part v0x606441bc35e0_0, 56, 8;
L_0x606441bd6100 .part v0x606441bc35e0_0, 64, 8;
S_0x606441bacc00 .scope generate, "MAC[0]" "MAC[0]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bace20 .param/l "i" 1 5 33, +C4<00>;
S_0x606441bacf00 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bacc00;
 .timescale -9 -12;
S_0x606441bad0e0 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441bacf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bad2e0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bad4b0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bad5b0_0 .net "b", 7 0, L_0x606441bd57b0;  alias, 1 drivers
v0x606441bad690_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bad730_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bad7f0_0 .var "data_out", 7 0;
v0x606441bad920_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bad9e0_0 .net "tmp", 7 0, L_0x75c140c88060;  alias, 1 drivers
E_0x606441bad430 .event posedge, v0x606441bad730_0;
S_0x606441badbe0 .scope generate, "MAC[1]" "MAC[1]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bade00 .param/l "i" 1 5 33, +C4<01>;
S_0x606441badec0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441badbe0;
 .timescale -9 -12;
S_0x606441bae0a0 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441badec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bae2a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bae3f0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bae4d0_0 .net "b", 7 0, L_0x606441bd58f0;  alias, 1 drivers
v0x606441bae590_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bae690_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bae760_0 .var "data_out", 7 0;
v0x606441bae850_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bae8f0_0 .net "tmp", 7 0, v0x606441bad7f0_0;  alias, 1 drivers
S_0x606441baeaa0 .scope generate, "MAC[2]" "MAC[2]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441baecd0 .param/l "i" 1 5 33, +C4<010>;
S_0x606441baed90 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441baeaa0;
 .timescale -9 -12;
S_0x606441baef70 .scope generate, "genblk1" "genblk1" 5 36, 5 36 0, S_0x606441baed90;
 .timescale -9 -12;
v0x606441bb4dd0_0 .net "tmp2", 7 0, v0x606441baf8e0_0;  1 drivers
S_0x606441baf170 .scope module, "mac" "mac_manual" 5 49, 6 3 0, S_0x606441baef70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441baf370 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441baf4f0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441baf620_0 .net "b", 7 0, L_0x606441bd59e0;  alias, 1 drivers
v0x606441baf700_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441baf7f0_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441baf8e0_0 .var "data_out", 7 0;
v0x606441baf9f0_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bafae0_0 .net "tmp", 7 0, v0x606441bae760_0;  alias, 1 drivers
S_0x606441bafca0 .scope module, "sr" "shift_register" 5 58, 7 3 0, S_0x606441baef70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x606441bac950 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x606441bac990 .param/l "size" 0 7 5, +C4<000000000000000000000000000011001>;
v0x606441bb4880_24 .array/port v0x606441bb4880, 24;
L_0x606441b63d80 .functor BUFZ 8, v0x606441bb4880_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x606441bb44c0_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bb4560_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bb4620_0 .net "data_in", 7 0, v0x606441baf8e0_0;  alias, 1 drivers
v0x606441bb46f0_0 .net "data_out", 7 0, L_0x606441b63d80;  alias, 1 drivers
v0x606441bb4790_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bb4880 .array "tmp", 0 24, 7 0;
S_0x606441baffd0 .scope generate, "genblk1[0]" "genblk1[0]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb01d0 .param/l "l" 1 7 15, +C4<00>;
S_0x606441bb02b0 .scope generate, "genblk1[1]" "genblk1[1]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb04b0 .param/l "l" 1 7 15, +C4<01>;
S_0x606441bb0570 .scope generate, "genblk1[2]" "genblk1[2]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb0780 .param/l "l" 1 7 15, +C4<010>;
S_0x606441bb0840 .scope generate, "genblk1[3]" "genblk1[3]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb0a20 .param/l "l" 1 7 15, +C4<011>;
S_0x606441bb0b00 .scope generate, "genblk1[4]" "genblk1[4]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb0d30 .param/l "l" 1 7 15, +C4<0100>;
S_0x606441bb0e10 .scope generate, "genblk1[5]" "genblk1[5]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb0ff0 .param/l "l" 1 7 15, +C4<0101>;
S_0x606441bb10d0 .scope generate, "genblk1[6]" "genblk1[6]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb12b0 .param/l "l" 1 7 15, +C4<0110>;
S_0x606441bb1390 .scope generate, "genblk1[7]" "genblk1[7]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb1570 .param/l "l" 1 7 15, +C4<0111>;
S_0x606441bb1650 .scope generate, "genblk1[8]" "genblk1[8]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb0ce0 .param/l "l" 1 7 15, +C4<01000>;
S_0x606441bb18c0 .scope generate, "genblk1[9]" "genblk1[9]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb1aa0 .param/l "l" 1 7 15, +C4<01001>;
S_0x606441bb1b80 .scope generate, "genblk1[10]" "genblk1[10]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb1d60 .param/l "l" 1 7 15, +C4<01010>;
S_0x606441bb1e40 .scope generate, "genblk1[11]" "genblk1[11]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb2020 .param/l "l" 1 7 15, +C4<01011>;
S_0x606441bb2100 .scope generate, "genblk1[12]" "genblk1[12]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb22e0 .param/l "l" 1 7 15, +C4<01100>;
S_0x606441bb23c0 .scope generate, "genblk1[13]" "genblk1[13]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb25a0 .param/l "l" 1 7 15, +C4<01101>;
S_0x606441bb2680 .scope generate, "genblk1[14]" "genblk1[14]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb2860 .param/l "l" 1 7 15, +C4<01110>;
S_0x606441bb2940 .scope generate, "genblk1[15]" "genblk1[15]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb2b20 .param/l "l" 1 7 15, +C4<01111>;
S_0x606441bb2c00 .scope generate, "genblk1[16]" "genblk1[16]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb2de0 .param/l "l" 1 7 15, +C4<010000>;
S_0x606441bb2ec0 .scope generate, "genblk1[17]" "genblk1[17]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb30a0 .param/l "l" 1 7 15, +C4<010001>;
S_0x606441bb3180 .scope generate, "genblk1[18]" "genblk1[18]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb3360 .param/l "l" 1 7 15, +C4<010010>;
S_0x606441bb3440 .scope generate, "genblk1[19]" "genblk1[19]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb3620 .param/l "l" 1 7 15, +C4<010011>;
S_0x606441bb3700 .scope generate, "genblk1[20]" "genblk1[20]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb38e0 .param/l "l" 1 7 15, +C4<010100>;
S_0x606441bb39c0 .scope generate, "genblk1[21]" "genblk1[21]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb3ba0 .param/l "l" 1 7 15, +C4<010101>;
S_0x606441bb3c80 .scope generate, "genblk1[22]" "genblk1[22]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb3e60 .param/l "l" 1 7 15, +C4<010110>;
S_0x606441bb3f40 .scope generate, "genblk1[23]" "genblk1[23]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb4120 .param/l "l" 1 7 15, +C4<010111>;
S_0x606441bb4200 .scope generate, "genblk1[24]" "genblk1[24]" 7 15, 7 15 0, S_0x606441bafca0;
 .timescale -9 -12;
P_0x606441bb43e0 .param/l "l" 1 7 15, +C4<011000>;
S_0x606441bb4f00 .scope generate, "MAC[3]" "MAC[3]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bb5100 .param/l "i" 1 5 33, +C4<011>;
S_0x606441bb51e0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bb4f00;
 .timescale -9 -12;
S_0x606441bb53c0 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441bb51e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bb55c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bb5710_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bb57f0_0 .net "b", 7 0, L_0x606441bd5ad0;  alias, 1 drivers
v0x606441bb58d0_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bb5970_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bb5aa0_0 .var "data_out", 7 0;
v0x606441bb5b60_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bb5c90_0 .net "tmp", 7 0, L_0x606441b63d80;  alias, 1 drivers
S_0x606441bb5e50 .scope generate, "MAC[4]" "MAC[4]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bb6000 .param/l "i" 1 5 33, +C4<0100>;
S_0x606441bb60e0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bb5e50;
 .timescale -9 -12;
S_0x606441bb62c0 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441bb60e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bb64c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bb66a0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bb6780_0 .net "b", 7 0, L_0x606441bd5ba0;  alias, 1 drivers
v0x606441bb6860_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bb6930_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bb69d0_0 .var "data_out", 7 0;
v0x606441bb6a90_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bb6b30_0 .net "tmp", 7 0, v0x606441bb5aa0_0;  alias, 1 drivers
S_0x606441bb6cf0 .scope generate, "MAC[5]" "MAC[5]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bb6ef0 .param/l "i" 1 5 33, +C4<0101>;
S_0x606441bb6fd0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bb6cf0;
 .timescale -9 -12;
S_0x606441bb71b0 .scope generate, "genblk1" "genblk1" 5 36, 5 36 0, S_0x606441bb6fd0;
 .timescale -9 -12;
v0x606441bbd020_0 .net "tmp2", 7 0, v0x606441bb7af0_0;  1 drivers
S_0x606441bb73b0 .scope module, "mac" "mac_manual" 5 49, 6 3 0, S_0x606441bb71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bb75b0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bb77c0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bb78a0_0 .net "b", 7 0, L_0x606441bd5c90;  alias, 1 drivers
v0x606441bb7980_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bb7a50_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bb7af0_0 .var "data_out", 7 0;
v0x606441bb7c00_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bb7ca0_0 .net "tmp", 7 0, v0x606441bb69d0_0;  alias, 1 drivers
S_0x606441bb7e60 .scope module, "sr" "shift_register" 5 58, 7 3 0, S_0x606441bb71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x606441bb7650 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x606441bb7690 .param/l "size" 0 7 5, +C4<000000000000000000000000000011001>;
v0x606441bbcad0_24 .array/port v0x606441bbcad0, 24;
L_0x606441b63490 .functor BUFZ 8, v0x606441bbcad0_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x606441bbc710_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bbc7b0_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bbc870_0 .net "data_in", 7 0, v0x606441bb7af0_0;  alias, 1 drivers
v0x606441bbc940_0 .net "data_out", 7 0, L_0x606441b63490;  alias, 1 drivers
v0x606441bbc9e0_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bbcad0 .array "tmp", 0 24, 7 0;
S_0x606441bb8220 .scope generate, "genblk1[0]" "genblk1[0]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb8420 .param/l "l" 1 7 15, +C4<00>;
S_0x606441bb8500 .scope generate, "genblk1[1]" "genblk1[1]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb8700 .param/l "l" 1 7 15, +C4<01>;
S_0x606441bb87c0 .scope generate, "genblk1[2]" "genblk1[2]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb89d0 .param/l "l" 1 7 15, +C4<010>;
S_0x606441bb8a90 .scope generate, "genblk1[3]" "genblk1[3]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb8c70 .param/l "l" 1 7 15, +C4<011>;
S_0x606441bb8d50 .scope generate, "genblk1[4]" "genblk1[4]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb8f80 .param/l "l" 1 7 15, +C4<0100>;
S_0x606441bb9060 .scope generate, "genblk1[5]" "genblk1[5]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb9240 .param/l "l" 1 7 15, +C4<0101>;
S_0x606441bb9320 .scope generate, "genblk1[6]" "genblk1[6]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb9500 .param/l "l" 1 7 15, +C4<0110>;
S_0x606441bb95e0 .scope generate, "genblk1[7]" "genblk1[7]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb97c0 .param/l "l" 1 7 15, +C4<0111>;
S_0x606441bb98a0 .scope generate, "genblk1[8]" "genblk1[8]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb8f30 .param/l "l" 1 7 15, +C4<01000>;
S_0x606441bb9b10 .scope generate, "genblk1[9]" "genblk1[9]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb9cf0 .param/l "l" 1 7 15, +C4<01001>;
S_0x606441bb9dd0 .scope generate, "genblk1[10]" "genblk1[10]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bb9fb0 .param/l "l" 1 7 15, +C4<01010>;
S_0x606441bba090 .scope generate, "genblk1[11]" "genblk1[11]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bba270 .param/l "l" 1 7 15, +C4<01011>;
S_0x606441bba350 .scope generate, "genblk1[12]" "genblk1[12]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bba530 .param/l "l" 1 7 15, +C4<01100>;
S_0x606441bba610 .scope generate, "genblk1[13]" "genblk1[13]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bba7f0 .param/l "l" 1 7 15, +C4<01101>;
S_0x606441bba8d0 .scope generate, "genblk1[14]" "genblk1[14]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbaab0 .param/l "l" 1 7 15, +C4<01110>;
S_0x606441bbab90 .scope generate, "genblk1[15]" "genblk1[15]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbad70 .param/l "l" 1 7 15, +C4<01111>;
S_0x606441bbae50 .scope generate, "genblk1[16]" "genblk1[16]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbb030 .param/l "l" 1 7 15, +C4<010000>;
S_0x606441bbb110 .scope generate, "genblk1[17]" "genblk1[17]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbb2f0 .param/l "l" 1 7 15, +C4<010001>;
S_0x606441bbb3d0 .scope generate, "genblk1[18]" "genblk1[18]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbb5b0 .param/l "l" 1 7 15, +C4<010010>;
S_0x606441bbb690 .scope generate, "genblk1[19]" "genblk1[19]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbb870 .param/l "l" 1 7 15, +C4<010011>;
S_0x606441bbb950 .scope generate, "genblk1[20]" "genblk1[20]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbbb30 .param/l "l" 1 7 15, +C4<010100>;
S_0x606441bbbc10 .scope generate, "genblk1[21]" "genblk1[21]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbbdf0 .param/l "l" 1 7 15, +C4<010101>;
S_0x606441bbbed0 .scope generate, "genblk1[22]" "genblk1[22]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbc0b0 .param/l "l" 1 7 15, +C4<010110>;
S_0x606441bbc190 .scope generate, "genblk1[23]" "genblk1[23]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbc370 .param/l "l" 1 7 15, +C4<010111>;
S_0x606441bbc450 .scope generate, "genblk1[24]" "genblk1[24]" 7 15, 7 15 0, S_0x606441bb7e60;
 .timescale -9 -12;
P_0x606441bbc630 .param/l "l" 1 7 15, +C4<011000>;
S_0x606441bbd150 .scope generate, "MAC[6]" "MAC[6]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bbd350 .param/l "i" 1 5 33, +C4<0110>;
S_0x606441bbd430 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bbd150;
 .timescale -9 -12;
S_0x606441bbd610 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441bbd430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bbd810 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bbd960_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bbda40_0 .net "b", 7 0, L_0x606441bd5dc0;  alias, 1 drivers
v0x606441bbdb20_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bbdcd0_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bbde80_0 .var "data_out", 7 0;
v0x606441bbdf90_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bbe140_0 .net "tmp", 7 0, L_0x606441b63490;  alias, 1 drivers
S_0x606441bbe300 .scope generate, "MAC[7]" "MAC[7]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bbe500 .param/l "i" 1 5 33, +C4<0111>;
S_0x606441bbe5e0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bbe300;
 .timescale -9 -12;
S_0x606441bbe7c0 .scope module, "mac" "mac_manual" 5 67, 6 3 0, S_0x606441bbe5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bbe9c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bbeb40_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bbec20_0 .net "b", 7 0, L_0x606441bd5fc0;  alias, 1 drivers
v0x606441bbed00_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bbedd0_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bbee70_0 .var "data_out", 7 0;
v0x606441bbef80_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bbf020_0 .net "tmp", 7 0, v0x606441bbde80_0;  alias, 1 drivers
S_0x606441bbf1e0 .scope generate, "MAC[8]" "MAC[8]" 5 33, 5 33 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441baf7a0 .param/l "i" 1 5 33, +C4<01000>;
S_0x606441bbf470 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x606441bbf1e0;
 .timescale -9 -12;
S_0x606441bbf650 .scope generate, "genblk1" "genblk1" 5 36, 5 36 0, S_0x606441bbf470;
 .timescale -9 -12;
L_0x606441bd61f0 .arith/sum 8, v0x606441bc0010_0, v0x606441bc2c20_0;
S_0x606441bbf850 .scope module, "mac" "mac_manual" 5 37, 6 3 0, S_0x606441bbf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x606441bbfa50 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x606441bbfbd0_0 .net "a", 7 0, v0x606441bc3370_0;  alias, 1 drivers
v0x606441bbfdc0_0 .net "b", 7 0, L_0x606441bd6100;  alias, 1 drivers
v0x606441bbfea0_0 .net "ce", 0 0, v0x606441bc2d30_0;  alias, 1 drivers
v0x606441bbff70_0 .net "clk", 0 0, v0x606441bc2dd0_0;  alias, 1 drivers
v0x606441bc0010_0 .var "data_out", 7 0;
v0x606441bc0120_0 .net "rst", 0 0, v0x606441bc30b0_0;  alias, 1 drivers
v0x606441bc01c0_0 .net "tmp", 7 0, v0x606441bbee70_0;  alias, 1 drivers
S_0x606441bc0380 .scope generate, "genblk1[0]" "genblk1[0]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc0580 .param/l "j" 1 5 24, +C4<00>;
S_0x606441bc0660 .scope generate, "genblk1[1]" "genblk1[1]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc0840 .param/l "j" 1 5 24, +C4<01>;
S_0x606441bc0920 .scope generate, "genblk1[2]" "genblk1[2]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc0b00 .param/l "j" 1 5 24, +C4<010>;
S_0x606441bc0be0 .scope generate, "genblk1[3]" "genblk1[3]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc0dc0 .param/l "j" 1 5 24, +C4<011>;
S_0x606441bc0ea0 .scope generate, "genblk1[4]" "genblk1[4]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc1080 .param/l "j" 1 5 24, +C4<0100>;
S_0x606441bc1160 .scope generate, "genblk1[5]" "genblk1[5]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc1340 .param/l "j" 1 5 24, +C4<0101>;
S_0x606441bc1420 .scope generate, "genblk1[6]" "genblk1[6]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc1600 .param/l "j" 1 5 24, +C4<0110>;
S_0x606441bc16e0 .scope generate, "genblk1[7]" "genblk1[7]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc19d0 .param/l "j" 1 5 24, +C4<0111>;
S_0x606441bc1ab0 .scope generate, "genblk1[8]" "genblk1[8]" 5 24, 5 24 0, S_0x606441bac750;
 .timescale -9 -12;
P_0x606441bc1c90 .param/l "j" 1 5 24, +C4<01000>;
S_0x606441b97250 .scope module, "input_mux" "input_mux" 8 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 8 "op";
P_0x606441af4c50 .param/l "dataWidth" 0 8 4, +C4<00000000000000000000000000001000>;
L_0x75c140c880a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x606441bc36b0_0 .net/2u *"_ivl_0", 1 0, L_0x75c140c880a8;  1 drivers
v0x606441bc3790_0 .net *"_ivl_10", 7 0, L_0x606441bd6690;  1 drivers
v0x606441bc3870_0 .net *"_ivl_2", 0 0, L_0x606441bd6410;  1 drivers
L_0x75c140c880f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x606441bc3940_0 .net/2u *"_ivl_4", 1 0, L_0x75c140c880f0;  1 drivers
v0x606441bc3a20_0 .net *"_ivl_6", 0 0, L_0x606441bd6500;  1 drivers
L_0x75c140c88138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x606441bc3ae0_0 .net/2u *"_ivl_8", 7 0, L_0x75c140c88138;  1 drivers
o0x75c140cd36b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x606441bc3bc0_0 .net "in1", 7 0, o0x75c140cd36b8;  0 drivers
o0x75c140cd36e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x606441bc3ca0_0 .net "in2", 7 0, o0x75c140cd36e8;  0 drivers
v0x606441bc3d80_0 .net "op", 7 0, L_0x606441bd67d0;  1 drivers
o0x75c140cd3748 .functor BUFZ 2, C4<zz>; HiZ drive
v0x606441bc3e60_0 .net "sel", 1 0, o0x75c140cd3748;  0 drivers
L_0x606441bd6410 .cmp/eq 2, o0x75c140cd3748, L_0x75c140c880a8;
L_0x606441bd6500 .cmp/eq 2, o0x75c140cd3748, L_0x75c140c880f0;
L_0x606441bd6690 .functor MUXZ 8, L_0x75c140c88138, o0x75c140cd36e8, L_0x606441bd6500, C4<>;
L_0x606441bd67d0 .functor MUXZ 8, L_0x606441bd6690, o0x75c140cd36b8, L_0x606441bd6410, C4<>;
S_0x606441b97fd0 .scope module, "max_reg" "max_reg" 9 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "rst_m";
    .port_info 4 /INPUT 1 "master_rst";
    .port_info 5 /OUTPUT 16 "reg_op";
P_0x606441b87bf0 .param/l "N" 0 9 2, +C4<00000000000000000000000000010000>;
o0x75c140cd3838 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441bc4000_0 .net "ce", 0 0, o0x75c140cd3838;  0 drivers
o0x75c140cd3868 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441bc40e0_0 .net "clk", 0 0, o0x75c140cd3868;  0 drivers
o0x75c140cd3898 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x606441bc41a0_0 .net "data_in", 15 0, o0x75c140cd3898;  0 drivers
o0x75c140cd38c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441bc4260_0 .net "master_rst", 0 0, o0x75c140cd38c8;  0 drivers
v0x606441bc4320_0 .var "reg_op", 15 0;
o0x75c140cd3928 .functor BUFZ 1, C4<z>; HiZ drive
v0x606441bc4400_0 .net "rst_m", 0 0, o0x75c140cd3928;  0 drivers
E_0x606441b985e0 .event posedge, v0x606441bc40e0_0;
S_0x606441b87740 .scope module, "relu_activation" "relu_activation" 10 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_0x606441b878d0 .param/l "dataWidth" 0 10 4, +C4<00000000000000000000000000010000>;
v0x606441bc45c0_0 .net *"_ivl_1", 0 0, L_0x606441bd6910;  1 drivers
L_0x75c140c88210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x606441bc46c0_0 .net/2u *"_ivl_10", 15 0, L_0x75c140c88210;  1 drivers
v0x606441bc47a0_0 .net *"_ivl_2", 31 0, L_0x606441bd69b0;  1 drivers
L_0x75c140c88180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x606441bc4860_0 .net *"_ivl_5", 30 0, L_0x75c140c88180;  1 drivers
L_0x75c140c881c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x606441bc4940_0 .net/2u *"_ivl_6", 31 0, L_0x75c140c881c8;  1 drivers
v0x606441bc4a70_0 .net *"_ivl_8", 0 0, L_0x606441bd6af0;  1 drivers
o0x75c140cd3b98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x606441bc4b30_0 .net "data_in", 15 0, o0x75c140cd3b98;  0 drivers
v0x606441bc4c10_0 .net "data_out", 15 0, L_0x606441bd6c30;  1 drivers
L_0x606441bd6910 .part o0x75c140cd3b98, 15, 1;
L_0x606441bd69b0 .concat [ 1 31 0 0], L_0x606441bd6910, L_0x75c140c88180;
L_0x606441bd6af0 .cmp/eq 32, L_0x606441bd69b0, L_0x75c140c881c8;
L_0x606441bd6c30 .functor MUXZ 16, o0x75c140cd3b98, L_0x75c140c88210, L_0x606441bd6af0, C4<>;
S_0x606441af36e0 .scope module, "tanh_activation" "tanh_activation" 11 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x606441b6c630 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x606441b6c670 .param/l "addrWidth" 0 11 3, +C4<00000000000000000000000100000000>;
L_0x606441b624e0 .functor BUFZ 8, L_0x606441bd7070, C4<00000000>, C4<00000000>, C4<00000000>;
v0x606441bc4d50_0 .net/s *"_ivl_0", 8 0, L_0x606441bd6df0;  1 drivers
v0x606441bc4e30_0 .net *"_ivl_10", 9 0, L_0x606441bd7140;  1 drivers
L_0x75c140c882a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x606441bc4f10_0 .net *"_ivl_13", 1 0, L_0x75c140c882a0;  1 drivers
L_0x75c140c88258 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x606441bc4fd0_0 .net/2s *"_ivl_2", 8 0, L_0x75c140c88258;  1 drivers
v0x606441bc50b0_0 .net/s *"_ivl_4", 8 0, L_0x606441bd6e90;  1 drivers
v0x606441bc51e0_0 .net *"_ivl_8", 7 0, L_0x606441bd7070;  1 drivers
v0x606441bc52c0_0 .net "addr", 7 0, L_0x606441bd6f80;  1 drivers
o0x75c140cd3da8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x606441bc53a0_0 .net/s "data_in", 7 0, o0x75c140cd3da8;  0 drivers
v0x606441bc5480_0 .net/s "data_out", 7 0, L_0x606441b624e0;  1 drivers
v0x606441bc5560 .array/s "tanh_lut", 255 0, 7 0;
L_0x606441bd6df0 .extend/s 9, o0x75c140cd3da8;
L_0x606441bd6e90 .arith/sum 9, L_0x606441bd6df0, L_0x75c140c88258;
L_0x606441bd6f80 .part L_0x606441bd6e90, 0, 8;
L_0x606441bd7070 .array/port v0x606441bc5560, L_0x606441bd7140;
L_0x606441bd7140 .concat [ 8 2 0 0], L_0x606441bd6f80, L_0x75c140c882a0;
    .scope S_0x606441b98240;
T_0 ;
    %wait E_0x606441adc310;
    %load/vec4 v0x606441b5dd20_0;
    %load/vec4 v0x606441b5dbe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x606441b5dbe0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x606441b5dd20_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x606441b5a0d0_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x606441b961f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441bac3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441babd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441babde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441bac210_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x606441b961f0;
T_2 ;
    %wait E_0x606441b985a0;
    %load/vec4 v0x606441bac150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x606441bac550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441babfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441babec0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v0x606441babd20_0;
    %load/vec4 v0x606441babde0_0;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x606441babb80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441bac2f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac2f0_0, 0;
T_2.3 ;
    %load/vec4 v0x606441babb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x606441bac210_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441babec0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441babec0_0, 0;
T_2.10 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v0x606441babd20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441babfd0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441babfd0_0, 0;
T_2.12 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.19, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/1 T_2.17, 8;
    %load/vec4 v0x606441babd20_0;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.20, 4;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.17;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441bac490_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac490_0, 0;
T_2.16 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.24, 4;
    %load/vec4 v0x606441babd20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.23, 9;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x606441bac550_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x606441babd20_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.29, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.28, 9;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.28;
    %flag_set/vec4 8;
    %jmp/1 T_2.27, 8;
    %load/vec4 v0x606441babd20_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.31, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.30, 10;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.30;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.27;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x606441bac550_0, 0;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x606441bac550_0, 0;
T_2.26 ;
T_2.22 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.35, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.35;
    %flag_set/vec4 8;
    %jmp/1 T_2.34, 8;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.36, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.36;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.34;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441bac090_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bac090_0, 0;
T_2.33 ;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x606441b961f0;
T_3 ;
    %wait E_0x606441b985a0;
    %load/vec4 v0x606441bac150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441bac3b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x606441babd20_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x606441babde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441bac210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x606441babb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x606441babfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441bac3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441babd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441babde0_0, 0;
    %load/vec4 v0x606441bac210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606441bac210_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x606441bac3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441babd20_0, 0;
    %load/vec4 v0x606441bac3b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606441bac3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606441babde0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606441babd20_0, 0;
    %load/vec4 v0x606441babd20_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.12, 4;
    %load/vec4 v0x606441babde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x606441babde0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606441babde0_0, 0;
T_3.10 ;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x606441bad0e0;
T_4 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bad920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bad7f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x606441bad4b0_0;
    %load/vec4 v0x606441bad5b0_0;
    %mul;
    %load/vec4 v0x606441bad9e0_0;
    %add;
    %assign/vec4 v0x606441bad7f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x606441bae0a0;
T_5 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bae850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bae760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x606441bae3f0_0;
    %load/vec4 v0x606441bae4d0_0;
    %mul;
    %load/vec4 v0x606441bae8f0_0;
    %add;
    %assign/vec4 v0x606441bae760_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x606441baf170;
T_6 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441baf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441baf8e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x606441baf4f0_0;
    %load/vec4 v0x606441baf620_0;
    %mul;
    %load/vec4 v0x606441bafae0_0;
    %add;
    %assign/vec4 v0x606441baf8e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x606441baffd0;
T_7 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x606441bb4620_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x606441bb02b0;
T_8 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x606441bb0570;
T_9 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x606441bb0840;
T_10 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x606441bb0b00;
T_11 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x606441bb0e10;
T_12 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x606441bb10d0;
T_13 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x606441bb1390;
T_14 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x606441bb1650;
T_15 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x606441bb18c0;
T_16 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x606441bb1b80;
T_17 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x606441bb1e40;
T_18 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x606441bb2100;
T_19 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x606441bb23c0;
T_20 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x606441bb2680;
T_21 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x606441bb2940;
T_22 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x606441bb2c00;
T_23 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x606441bb2ec0;
T_24 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x606441bb3180;
T_25 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x606441bb3440;
T_26 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x606441bb3700;
T_27 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x606441bb39c0;
T_28 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x606441bb3c80;
T_29 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x606441bb3f40;
T_30 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x606441bb4200;
T_31 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x606441bb44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bb4880, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bb4880, 0, 4;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x606441bb53c0;
T_32 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb5b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bb5aa0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x606441bb5710_0;
    %load/vec4 v0x606441bb57f0_0;
    %mul;
    %load/vec4 v0x606441bb5c90_0;
    %add;
    %assign/vec4 v0x606441bb5aa0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x606441bb62c0;
T_33 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb6a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bb69d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x606441bb66a0_0;
    %load/vec4 v0x606441bb6780_0;
    %mul;
    %load/vec4 v0x606441bb6b30_0;
    %add;
    %assign/vec4 v0x606441bb69d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x606441bb73b0;
T_34 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bb7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bb7af0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x606441bb77c0_0;
    %load/vec4 v0x606441bb78a0_0;
    %mul;
    %load/vec4 v0x606441bb7ca0_0;
    %add;
    %assign/vec4 v0x606441bb7af0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x606441bb8220;
T_35 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x606441bbc870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x606441bb8500;
T_36 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x606441bb87c0;
T_37 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x606441bb8a90;
T_38 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x606441bb8d50;
T_39 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x606441bb9060;
T_40 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x606441bb9320;
T_41 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x606441bb95e0;
T_42 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x606441bb98a0;
T_43 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x606441bb9b10;
T_44 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x606441bb9dd0;
T_45 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x606441bba090;
T_46 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x606441bba350;
T_47 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x606441bba610;
T_48 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x606441bba8d0;
T_49 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x606441bbab90;
T_50 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x606441bbae50;
T_51 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x606441bbb110;
T_52 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x606441bbb3d0;
T_53 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x606441bbb690;
T_54 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x606441bbb950;
T_55 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x606441bbbc10;
T_56 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x606441bbbed0;
T_57 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x606441bbc190;
T_58 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x606441bbc450;
T_59 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x606441bbc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x606441bbcad0, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x606441bbcad0, 0, 4;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x606441bbd610;
T_60 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbdf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bbde80_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x606441bbd960_0;
    %load/vec4 v0x606441bbda40_0;
    %mul;
    %load/vec4 v0x606441bbe140_0;
    %add;
    %assign/vec4 v0x606441bbde80_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x606441bbe7c0;
T_61 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bbef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bbee70_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x606441bbeb40_0;
    %load/vec4 v0x606441bbec20_0;
    %mul;
    %load/vec4 v0x606441bbf020_0;
    %add;
    %assign/vec4 v0x606441bbee70_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x606441bbf850;
T_62 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bc0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606441bc0010_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x606441bbfbd0_0;
    %load/vec4 v0x606441bbfdc0_0;
    %mul;
    %load/vec4 v0x606441bc01c0_0;
    %add;
    %assign/vec4 v0x606441bc0010_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x606441bac750;
T_63 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x606441bc24b0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x606441bc1fe0_0, 0, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x606441bc21b0_0, 0, 11;
    %end;
    .thread T_63;
    .scope S_0x606441bac750;
T_64 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bc2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x606441bc24b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x606441bc1fe0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x606441bc21b0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x606441bc1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x606441bc1fe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_64.4, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x606441bc1fe0_0, 0;
    %load/vec4 v0x606441bc24b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_64.6, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x606441bc24b0_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %load/vec4 v0x606441bc24b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x606441bc24b0_0, 0;
T_64.7 ;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0x606441bc1fe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x606441bc1fe0_0, 0;
T_64.5 ;
    %load/vec4 v0x606441bc21b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x606441bc21b0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x606441bac750;
T_65 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bc2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bc28e0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x606441bc1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x606441bc24b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_65.8, 5;
    %load/vec4 v0x606441bc24b0_0;
    %pad/u 32;
    %cmpi/u 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_65.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_65.7, 10;
    %load/vec4 v0x606441bc24b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.6, 9;
    %load/vec4 v0x606441bc1fe0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_65.10, 5;
    %load/vec4 v0x606441bc1fe0_0;
    %pad/u 32;
    %cmpi/u 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_65.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.9, 9;
    %load/vec4 v0x606441bc1fe0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.9;
    %and;
T_65.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441bc28e0_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bc28e0_0, 0;
T_65.5 ;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x606441bac750;
T_66 ;
    %wait E_0x606441bad430;
    %load/vec4 v0x606441bc2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bc2290_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x606441bc1e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.4, 9;
    %pushi/vec4 784, 0, 32;
    %load/vec4 v0x606441bc21b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_66.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606441bc2290_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606441bc2290_0, 0;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x606441b93d70;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441bc3430_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_0x606441b93d70;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606441bc2dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606441bc2d30_0, 0, 1;
    %pushi/vec4 0, 0, 72;
    %store/vec4 v0x606441bc35e0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606441bc30b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606441bc3370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606441bc2c20_0, 0, 8;
    %vpi_call 4 63 "$readmemb", "../../python/input.txt", v0x606441bc31f0 {0 0 0};
    %vpi_call 4 64 "$readmemb", "../../python/kernel.txt", v0x606441bc32b0 {0 0 0};
    %vpi_call 4 65 "$readmemb", "../../python/convo_output.txt", v0x606441bc2f70 {0 0 0};
    %pushi/vec4 0, 0, 72;
    %store/vec4 v0x606441bc35e0_0, 0, 72;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441bc3150_0, 0, 32;
T_68.0 ;
    %load/vec4 v0x606441bc3150_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_68.1, 5;
    %load/vec4 v0x606441bc35e0_0;
    %ix/getv/s 4, v0x606441bc3150_0;
    %load/vec4a v0x606441bc32b0, 4;
    %pad/u 72;
    %load/vec4 v0x606441bc3150_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x606441bc35e0_0, 0, 72;
    %load/vec4 v0x606441bc3150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x606441bc3150_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606441bc30b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606441bc2d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606441bc3150_0, 0, 32;
T_68.2 ;
    %load/vec4 v0x606441bc3150_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_68.3, 5;
    %ix/getv/s 4, v0x606441bc3150_0;
    %load/vec4a v0x606441bc31f0, 4;
    %store/vec4 v0x606441bc3370_0, 0, 8;
    %delay 40000, 0;
    %load/vec4 v0x606441bc3510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.6, 9;
    %load/vec4 v0x606441bc3010_0;
    %nor/r;
    %and;
T_68.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %load/vec4 v0x606441bc3430_0;
    %cmpi/s 676, 0, 32;
    %jmp/0xz  T_68.7, 5;
    %load/vec4 v0x606441bc2ea0_0;
    %ix/getv/s 4, v0x606441bc3430_0;
    %load/vec4a v0x606441bc2f70, 4;
    %cmp/e;
    %jmp/0xz  T_68.9, 4;
    %vpi_call 4 86 "$display", "Test %0d PASSED: Output = %b", v0x606441bc3430_0, v0x606441bc2ea0_0 {0 0 0};
    %jmp T_68.10;
T_68.9 ;
    %vpi_call 4 88 "$display", "Test %0d FAILED: Expected %b, Got %b", v0x606441bc3430_0, &A<v0x606441bc2f70, v0x606441bc3430_0 >, v0x606441bc2ea0_0 {0 0 0};
T_68.10 ;
    %load/vec4 v0x606441bc3430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x606441bc3430_0, 0, 32;
T_68.7 ;
T_68.4 ;
    %load/vec4 v0x606441bc3150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x606441bc3150_0, 0, 32;
    %jmp T_68.2;
T_68.3 ;
    %delay 400000, 0;
    %vpi_call 4 98 "$display", "\012Test Summary:" {0 0 0};
    %vpi_call 4 99 "$display", "Total tests: %0d", 32'sb00000000000000000000001010100100 {0 0 0};
    %vpi_call 4 100 "$display", "Tests completed: %0d", v0x606441bc3430_0 {0 0 0};
    %vpi_call 4 101 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0x606441b93d70;
T_69 ;
    %delay 20000, 0;
    %load/vec4 v0x606441bc2dd0_0;
    %inv;
    %store/vec4 v0x606441bc2dd0_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x606441b93d70;
T_70 ;
    %vpi_call 4 109 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 4 110 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x606441b93d70 {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x606441b97fd0;
T_71 ;
    %wait E_0x606441b985e0;
    %load/vec4 v0x606441bc4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606441bc4320_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x606441bc4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x606441bc4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606441bc4320_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x606441bc41a0_0;
    %assign/vec4 v0x606441bc4320_0, 0;
T_71.5 ;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x606441af36e0;
T_72 ;
    %vpi_call 11 14 "$readmemb", "tanh_lut.mem", v0x606441bc5560 {0 0 0};
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "../../source/comparator2.v";
    "../../source/control_logic2.v";
    "./convolver_tb.v";
    "../../source/convolver.v";
    "../../source/mac_manual.v";
    "../../source/shift_register.v";
    "../../source/input_mux.v";
    "../../source/max_reg.v";
    "../../source/relu_activation.v";
    "../../source/tanh_activation.v";
