// Seed: 2416229698
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  wand  id_3,
    output wire  id_4,
    output uwire id_5,
    input  wire  id_6#(.id_10(1), .id_11(-1'b0), .id_12(1'h0)),
    output wor   id_7,
    input  wand  id_8
);
  wire id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  logic id_5 = id_5;
endmodule
