

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Fri Jun 28 08:29:50 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 7 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 8 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 100, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 13 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln24 = add i31 %i_load, i31 1"   --->   Operation 14 'add' 'add_ln24' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load"   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln24_cast" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln24 = icmp_slt  i32 %i_cast, i32 %size_read" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24]   --->   Operation 19 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24]   --->   Operation 20 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:26]   --->   Operation 21 'read' 'x' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln24 = store i31 %add_ln24, i31 %i" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:22]   --->   Operation 23 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.43ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %x, i4 15" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:27]   --->   Operation 24 'write' 'write_ln27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24]   --->   Operation 25 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 010]
size_read         (read         ) [ 000]
sext_ln24_read    (read         ) [ 000]
sext_ln24_cast    (sext         ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
store_ln0         (store        ) [ 000]
br_ln0            (br           ) [ 000]
i_load            (load         ) [ 000]
add_ln24          (add          ) [ 000]
i_cast            (zext         ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
gmem1_addr        (getelementptr) [ 011]
specpipeline_ln0  (specpipeline ) [ 000]
icmp_ln24         (icmp         ) [ 010]
br_ln24           (br           ) [ 000]
x                 (read         ) [ 011]
store_ln24        (store        ) [ 000]
specloopname_ln22 (specloopname ) [ 000]
write_ln27        (write        ) [ 000]
br_ln24           (br           ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="size_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln24_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln27_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln24_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln24_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gmem1_addr_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln24_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="31" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln24_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="31" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="134" class="1005" name="gmem1_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="x_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="56" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="68" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="88" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="106" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="100" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="58" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="137"><net_src comp="110" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="145"><net_src comp="74" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {2 }
 - Input state : 
	Port: sink_from_aie_Pipeline_VITIS_LOOP_24_1 : sext_ln24 | {1 }
	Port: sink_from_aie_Pipeline_VITIS_LOOP_24_1 : size | {1 }
	Port: sink_from_aie_Pipeline_VITIS_LOOP_24_1 : input_stream | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		add_ln24 : 2
		i_cast : 2
		gmem1_addr : 1
		icmp_ln24 : 3
		br_ln24 : 4
		store_ln24 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln24_fu_100      |    0    |    31   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln24_fu_116     |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |    size_read_read_fu_62   |    0    |    0    |
|   read   | sext_ln24_read_read_fu_68 |    0    |    0    |
|          |        x_read_fu_74       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln27_write_fu_80  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln24_cast_fu_88   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_106       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    47   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem1_addr_reg_134|   32   |
|     i_reg_127    |   31   |
|     x_reg_142    |   32   |
+------------------+--------+
|       Total      |   95   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   47   |
+-----------+--------+--------+
