Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Oct 31 01:47:36 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   avr_rx_busy_IBUF
   avr_tx_IBUF
   cclk_IBUF
   io_button(0)_IBUF
   io_button(2)_IBUF
   spi_mosi_IBUF
   spi_sck_IBUF
   spi_ss_IBUF


