
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 20:13:23 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:08s   | 20:13:23 Mon May 20 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:05s   | 20:13:31 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:13:36 Mon May 20 2019  | Report Synthesis Utilization of sortdemo_hwt0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:13s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 20:13:37 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:08s   | 20:13:37 Mon May 20 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 20:13:45 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:13:46 Mon May 20 2019  | Report Synthesis Utilization of matrixmul_hwt0                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:09s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 20:13:46 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 20:13:46 Mon May 20 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 20:13:52 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:13:52 Mon May 20 2019  | Report Synthesis Utilization of sortdemo_hwt1                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:06s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 20:13:52 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 20:13:52 Mon May 20 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 20:14:01 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:14:01 Mon May 20 2019  | Report Synthesis Utilization of matrixmul_hwt1                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:09s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:01s   | 20:14:02 Mon May 20 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 20:14:03 Mon May 20 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 20:14:04 Mon May 20 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:05 Mon May 20 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:14:06 Mon May 20 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:14:07 Mon May 20 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:02s   | 20:14:08 Mon May 20 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:10 Mon May 20 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 20:14:11 Mon May 20 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:19 Mon May 20 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:01s   | 20:14:20 Mon May 20 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:21 Mon May 20 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:14s   | 20:14:22 Mon May 20 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:36 Mon May 20 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:14:37 Mon May 20 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 20:14:38 Mon May 20 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:00s   | 20:14:38 Mon May 20 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:14:38 Mon May 20 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:39 Mon May 20 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 20:14:40 Mon May 20 2019  | Carve out (blackbox) design_1_i/slot_0                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:14:41 Mon May 20 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 20:14:42 Mon May 20 2019  | Carve out (blackbox) design_1_i/slot_1                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| lock_design         | 00h:00m:00s   | 20:14:43 Mon May 20 2019  | Lock placement and routing of design_1_wrapper                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:43s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 20:14:45 Mon May 20 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 20:14:47 Mon May 20 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 20:14:48 Mon May 20 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 20:14:49 Mon May 20 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:14:51 Mon May 20 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:14:52 Mon May 20 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:03s   | 20:14:53 Mon May 20 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 20:14:56 Mon May 20 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 20:14:58 Mon May 20 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:15:06 Mon May 20 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:02s   | 20:15:07 Mon May 20 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:15:09 Mon May 20 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:15s   | 20:15:10 Mon May 20 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 20:15:25 Mon May 20 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 20:15:27 Mon May 20 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 20:15:27 Mon May 20 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 20:15:27 Mon May 20 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 20:15:28 Mon May 20 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:15:29 Mon May 20 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 20:15:30 Mon May 20 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:46s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:00m:06s   | 20:15:31 Mon May 20 2019  | 2 Configurations                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:18s   | 20:15:37 Mon May 20 2019  | config_sortdemo                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 20:15:55 Mon May 20 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt0)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 20:15:56 Mon May 20 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt1)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:21s   | 20:15:56 Mon May 20 2019  | config_matrixmul                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 20:16:17 Mon May 20 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt0) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 20:16:18 Mon May 20 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt1) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
