# Benchmark "mc_load" written by ABC on Sat Oct 19 00:47:14 2024
.model mc_load
.inputs clk rst addrIn[0] addrIn[1] addrIn_valid addrOut_ready \
 dataFromMem[0] dataFromMem[1] dataFromMem[2] dataFromMem[3] dataFromMem[4] \
 dataFromMem[5] dataFromMem[6] dataFromMem[7] dataFromMem[8] dataFromMem[9] \
 dataFromMem[10] dataFromMem[11] dataFromMem[12] dataFromMem[13] \
 dataFromMem[14] dataFromMem[15] dataFromMem_valid dataOut_ready
.outputs addrIn_ready addrOut[0] addrOut[1] addrOut_valid dataFromMem_ready \
 dataOut[0] dataOut[1] dataOut[2] dataOut[3] dataOut[4] dataOut[5] \
 dataOut[6] dataOut[7] dataOut[8] dataOut[9] dataOut[10] dataOut[11] \
 dataOut[12] dataOut[13] dataOut[14] dataOut[15] dataOut_valid

.latch        n94 addr_tehb.dataReg[0]  0
.latch        n99 addr_tehb.dataReg[1]  0
.latch       n104 addr_tehb.control.fullReg  0
.latch       n109 data_tehb.dataReg[0]  0
.latch       n114 data_tehb.dataReg[1]  0
.latch       n119 data_tehb.dataReg[2]  0
.latch       n124 data_tehb.dataReg[3]  0
.latch       n129 data_tehb.dataReg[4]  0
.latch       n134 data_tehb.dataReg[5]  0
.latch       n139 data_tehb.dataReg[6]  0
.latch       n144 data_tehb.dataReg[7]  0
.latch       n149 data_tehb.dataReg[8]  0
.latch       n154 data_tehb.dataReg[9]  0
.latch       n159 data_tehb.dataReg[10]  0
.latch       n164 data_tehb.dataReg[11]  0
.latch       n169 data_tehb.dataReg[12]  0
.latch       n174 data_tehb.dataReg[13]  0
.latch       n179 data_tehb.dataReg[14]  0
.latch       n184 data_tehb.dataReg[15]  0
.latch       n189 data_tehb.control.fullReg  0

.names addr_tehb.dataReg[0] addr_tehb.control.fullReg new_n107
11 1
.names addrIn[0] addr_tehb.control.fullReg new_n108
10 1
.names new_n107 new_n108 addrOut[0]
00 0
.names addr_tehb.dataReg[1] addr_tehb.control.fullReg new_n110
11 1
.names addrIn[1] addr_tehb.control.fullReg new_n111
10 1
.names new_n110 new_n111 addrOut[1]
00 0
.names addrIn_valid addr_tehb.control.fullReg addrOut_valid
00 0
.names data_tehb.dataReg[0] data_tehb.control.fullReg new_n114_1
11 1
.names dataFromMem[0] data_tehb.control.fullReg new_n115
10 1
.names new_n114_1 new_n115 dataOut[0]
00 0
.names data_tehb.dataReg[1] data_tehb.control.fullReg new_n117
11 1
.names dataFromMem[1] data_tehb.control.fullReg new_n118
10 1
.names new_n117 new_n118 dataOut[1]
00 0
.names data_tehb.dataReg[2] data_tehb.control.fullReg new_n120
11 1
.names dataFromMem[2] data_tehb.control.fullReg new_n121
10 1
.names new_n120 new_n121 dataOut[2]
00 0
.names data_tehb.dataReg[3] data_tehb.control.fullReg new_n123
11 1
.names dataFromMem[3] data_tehb.control.fullReg new_n124_1
10 1
.names new_n123 new_n124_1 dataOut[3]
00 0
.names data_tehb.dataReg[4] data_tehb.control.fullReg new_n126
11 1
.names dataFromMem[4] data_tehb.control.fullReg new_n127
10 1
.names new_n126 new_n127 dataOut[4]
00 0
.names data_tehb.dataReg[5] data_tehb.control.fullReg new_n129_1
11 1
.names dataFromMem[5] data_tehb.control.fullReg new_n130
10 1
.names new_n129_1 new_n130 dataOut[5]
00 0
.names data_tehb.dataReg[6] data_tehb.control.fullReg new_n132
11 1
.names dataFromMem[6] data_tehb.control.fullReg new_n133
10 1
.names new_n132 new_n133 dataOut[6]
00 0
.names data_tehb.dataReg[7] data_tehb.control.fullReg new_n135
11 1
.names dataFromMem[7] data_tehb.control.fullReg new_n136
10 1
.names new_n135 new_n136 dataOut[7]
00 0
.names data_tehb.dataReg[8] data_tehb.control.fullReg new_n138
11 1
.names dataFromMem[8] data_tehb.control.fullReg new_n139_1
10 1
.names new_n138 new_n139_1 dataOut[8]
00 0
.names data_tehb.dataReg[9] data_tehb.control.fullReg new_n141
11 1
.names dataFromMem[9] data_tehb.control.fullReg new_n142
10 1
.names new_n141 new_n142 dataOut[9]
00 0
.names data_tehb.dataReg[10] data_tehb.control.fullReg new_n144_1
11 1
.names dataFromMem[10] data_tehb.control.fullReg new_n145
10 1
.names new_n144_1 new_n145 dataOut[10]
00 0
.names data_tehb.dataReg[11] data_tehb.control.fullReg new_n147
11 1
.names dataFromMem[11] data_tehb.control.fullReg new_n148
10 1
.names new_n147 new_n148 dataOut[11]
00 0
.names data_tehb.dataReg[12] data_tehb.control.fullReg new_n150
11 1
.names dataFromMem[12] data_tehb.control.fullReg new_n151
10 1
.names new_n150 new_n151 dataOut[12]
00 0
.names data_tehb.dataReg[13] data_tehb.control.fullReg new_n153
11 1
.names dataFromMem[13] data_tehb.control.fullReg new_n154_1
10 1
.names new_n153 new_n154_1 dataOut[13]
00 0
.names data_tehb.dataReg[14] data_tehb.control.fullReg new_n156
11 1
.names dataFromMem[14] data_tehb.control.fullReg new_n157
10 1
.names new_n156 new_n157 dataOut[14]
00 0
.names data_tehb.dataReg[15] data_tehb.control.fullReg new_n159_1
11 1
.names dataFromMem[15] data_tehb.control.fullReg new_n160
10 1
.names new_n159_1 new_n160 dataOut[15]
00 0
.names dataFromMem_valid data_tehb.control.fullReg dataOut_valid
00 0
.names addrIn_valid addrOut_ready new_n163
10 1
.names addr_tehb.control.fullReg new_n163 new_n164_1
01 1
.names addr_tehb.dataReg[0] new_n164_1 new_n165
10 1
.names addrIn[0] new_n164_1 new_n166
11 1
.names new_n165 new_n166 new_n167
00 1
.names rst new_n167 n94
00 1
.names addr_tehb.dataReg[1] new_n164_1 new_n169_1
10 1
.names addrIn[1] new_n164_1 new_n170
11 1
.names new_n169_1 new_n170 new_n171
00 1
.names rst new_n171 n99
00 1
.names rst addrOut_ready new_n173
00 1
.names addrOut_valid new_n173 n104
11 1
.names dataFromMem_valid dataOut_ready new_n175
10 1
.names data_tehb.control.fullReg new_n175 new_n176
01 1
.names data_tehb.dataReg[0] new_n176 new_n177
10 1
.names dataFromMem[0] new_n176 new_n178
11 1
.names new_n177 new_n178 new_n179_1
00 1
.names rst new_n179_1 n109
00 1
.names data_tehb.dataReg[1] new_n176 new_n181
10 1
.names dataFromMem[1] new_n176 new_n182
11 1
.names new_n181 new_n182 new_n183
00 1
.names rst new_n183 n114
00 1
.names data_tehb.dataReg[2] new_n176 new_n185
10 1
.names dataFromMem[2] new_n176 new_n186
11 1
.names new_n185 new_n186 new_n187
00 1
.names rst new_n187 n119
00 1
.names data_tehb.dataReg[3] new_n176 new_n189_1
10 1
.names dataFromMem[3] new_n176 new_n190
11 1
.names new_n189_1 new_n190 new_n191
00 1
.names rst new_n191 n124
00 1
.names data_tehb.dataReg[4] new_n176 new_n193
10 1
.names dataFromMem[4] new_n176 new_n194
11 1
.names new_n193 new_n194 new_n195
00 1
.names rst new_n195 n129
00 1
.names data_tehb.dataReg[5] new_n176 new_n197
10 1
.names dataFromMem[5] new_n176 new_n198
11 1
.names new_n197 new_n198 new_n199
00 1
.names rst new_n199 n134
00 1
.names data_tehb.dataReg[6] new_n176 new_n201
10 1
.names dataFromMem[6] new_n176 new_n202
11 1
.names new_n201 new_n202 new_n203
00 1
.names rst new_n203 n139
00 1
.names data_tehb.dataReg[7] new_n176 new_n205
10 1
.names dataFromMem[7] new_n176 new_n206
11 1
.names new_n205 new_n206 new_n207
00 1
.names rst new_n207 n144
00 1
.names data_tehb.dataReg[8] new_n176 new_n209
10 1
.names dataFromMem[8] new_n176 new_n210
11 1
.names new_n209 new_n210 new_n211
00 1
.names rst new_n211 n149
00 1
.names data_tehb.dataReg[9] new_n176 new_n213
10 1
.names dataFromMem[9] new_n176 new_n214
11 1
.names new_n213 new_n214 new_n215
00 1
.names rst new_n215 n154
00 1
.names data_tehb.dataReg[10] new_n176 new_n217
10 1
.names dataFromMem[10] new_n176 new_n218
11 1
.names new_n217 new_n218 new_n219
00 1
.names rst new_n219 n159
00 1
.names data_tehb.dataReg[11] new_n176 new_n221
10 1
.names dataFromMem[11] new_n176 new_n222
11 1
.names new_n221 new_n222 new_n223
00 1
.names rst new_n223 n164
00 1
.names data_tehb.dataReg[12] new_n176 new_n225
10 1
.names dataFromMem[12] new_n176 new_n226
11 1
.names new_n225 new_n226 new_n227
00 1
.names rst new_n227 n169
00 1
.names data_tehb.dataReg[13] new_n176 new_n229
10 1
.names dataFromMem[13] new_n176 new_n230
11 1
.names new_n229 new_n230 new_n231
00 1
.names rst new_n231 n174
00 1
.names data_tehb.dataReg[14] new_n176 new_n233
10 1
.names dataFromMem[14] new_n176 new_n234
11 1
.names new_n233 new_n234 new_n235
00 1
.names rst new_n235 n179
00 1
.names data_tehb.dataReg[15] new_n176 new_n237
10 1
.names dataFromMem[15] new_n176 new_n238
11 1
.names new_n237 new_n238 new_n239
00 1
.names rst new_n239 n184
00 1
.names rst dataOut_ready new_n241
00 1
.names dataOut_valid new_n241 n189
11 1
.names addr_tehb.control.fullReg addrIn_ready
0 1
.names data_tehb.control.fullReg dataFromMem_ready
0 1
.end
