#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 26 11:14:16 2021
# Process ID: 2572
# Current directory: C:/Users/17046/Documents/FPGA - Projet/ProjetAudio/ProjetAudio.runs/design_1_clk_wiz_5_synth_1
# Command line: vivado.exe -log design_1_clk_wiz_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_5.tcl
# Log file: C:/Users/17046/Documents/FPGA - Projet/ProjetAudio/ProjetAudio.runs/design_1_clk_wiz_5_synth_1/design_1_clk_wiz_5.vds
# Journal file: C:/Users/17046/Documents/FPGA - Projet/ProjetAudio/ProjetAudio.runs/design_1_clk_wiz_5_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_clk_wiz_5.tcl -notrace
