// Seed: 1279141364
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16
    , id_18
);
  id_19 :
  assert property (@(posedge -1) -1)
  else $signed(38);
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_3,
      id_3
  );
endmodule
