==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 176.355 MB.
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.973 seconds; current allocated memory: 178.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,824 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,758 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,738 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,738 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,969 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,924 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_3' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_4' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_5' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:31:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_6' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:32:42)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:18:19) in function 'convolution3_hls' partially with a factor of 4 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:19) in function 'convolution3_hls' completely with a factor of 10 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:30:34) in function 'convolution3_hls' completely with a factor of 6 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_5' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:31:38) in function 'convolution3_hls' completely with a factor of 5 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_6' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:32:42) in function 'convolution3_hls' completely with a factor of 5 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 32 has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'VITIS_LOOP_22_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:22:19) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 70 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.532 seconds; current allocated memory: 208.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 208.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 260.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 265.973 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.77 seconds; current allocated memory: 326.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.067 seconds; current allocated memory: 402.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution3_hls' ...
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/input_r' to 'convolution3_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/weights' to 'convolution3_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/bias' to 'convolution3_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/output_r' to 'convolution3_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_1_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_2_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 45.564 seconds; current allocated memory: 458.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.324 seconds; current allocated memory: 461.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_7_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 45.49 seconds; current allocated memory: 510.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.275 seconds; current allocated memory: 512.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_138', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_138', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_138', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_138', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_6_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_7_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 45.682 seconds; current allocated memory: 560.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.386 seconds; current allocated memory: 562.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_1_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_2_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 45.89 seconds; current allocated memory: 610.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.301 seconds; current allocated memory: 611.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.479 seconds; current allocated memory: 624.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 626.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 12.664 seconds; current allocated memory: 736.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_22_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 15.99 seconds; current allocated memory: 896.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_22/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_22_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 16.695 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_22_23/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_22_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.194 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution3_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.005 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.169 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.923 seconds; current allocated memory: 1.312 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution3_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution3_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97 seconds. CPU system time: 4 seconds. Elapsed time: 323.841 seconds; current allocated memory: 1.140 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=letnet_conv3
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name letnet_conv3 -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lenet_ip_gen/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.394 seconds; current allocated memory: 12.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=letnet_conv3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name letnet_conv3 -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 174.848 MB.
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.672 seconds; current allocated memory: 176.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 345 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 422 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_ip_gen/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18:19) in function 'convolution5_hls' partially with a factor of 8 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:10:0)
INFO: [HLS 214-115] Multiple burst reads of length 400 and bit width 32 in loop 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26)
INFO: [HLS 214-115] Multiple burst reads of length 400 and bit width 32 in loop 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.394 seconds; current allocated memory: 181.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 187.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 188.621 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 212.016 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) and 'VITIS_LOOP_26_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26:34) in function 'convolution5_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) and 'VITIS_LOOP_25_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:25:30) in function 'convolution5_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24:26) in function 'convolution5_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 276.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution5_hls' ...
WARNING: [SYN 201-107] Renaming port name 'convolution5_hls/input_r' to 'convolution5_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution5_hls/weights' to 'convolution5_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution5_hls/bias' to 'convolution5_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution5_hls/output_r' to 'convolution5_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 281.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 282.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_3_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_3_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 282.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 282.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_5_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_5_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_5_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_5_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 283.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 283.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_5', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_5', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_5', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_5', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 283.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 284.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 284.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 284.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 284.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 284.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 285.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 285.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47' (loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21) of variable 'sum_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21 and 'load' operation 32 bit ('sum_load_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 285.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 285.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 288.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 289.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 291.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 293.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 295.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 296.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 298.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 300.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 301.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47' pipeline 'VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 302.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution5_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_12ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 312.238 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 320.125 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 332.949 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution5_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution5_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.313 seconds; current allocated memory: 158.207 MB.
