// Seed: 1895986958
module module_0;
  logic id_1;
  wire  id_2;
  assign id_1 = id_2;
endmodule
module module_0 #(
    parameter id_0 = 32'd24,
    parameter id_1 = 32'd90
) (
    input tri1  _id_0,
    input uwire _id_1
);
  wire id_3;
  wire [id_1 : id_1] id_4;
  module_0 modCall_1 ();
  wire [module_1 : id_0] id_5;
endmodule
module module_2 #(
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd26
) (
    output uwire id_0,
    output wor   id_1
    , _id_4,
    input  tri   id_2
);
  parameter id_5 = -1;
  wire [1 : -1  ==?  1] id_6;
  assign id_4 = id_2;
  logic [(  id_4  ) : id_5] id_7 = -1'h0;
  module_0 modCall_1 ();
  logic id_8;
endmodule
