
BareMinimum.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800200  000005dc  00000670  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000005dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800202  00800202  00000672  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000672  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  000006e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a28  00000000  00000000  000007bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fc8  00000000  00000000  000021e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009f9  00000000  00000000  000031ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c8  00000000  00000000  00003ba8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000092d  00000000  00000000  00003d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007f8  00000000  00000000  0000469d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  00004e95  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	06 c1       	rjmp	.+524    	; 0x20e <__ctors_end>
   2:	00 00       	nop
   4:	23 c1       	rjmp	.+582    	; 0x24c <__bad_interrupt>
   6:	00 00       	nop
   8:	21 c1       	rjmp	.+578    	; 0x24c <__bad_interrupt>
   a:	00 00       	nop
   c:	1f c1       	rjmp	.+574    	; 0x24c <__bad_interrupt>
   e:	00 00       	nop
  10:	1d c1       	rjmp	.+570    	; 0x24c <__bad_interrupt>
  12:	00 00       	nop
  14:	1b c1       	rjmp	.+566    	; 0x24c <__bad_interrupt>
  16:	00 00       	nop
  18:	19 c1       	rjmp	.+562    	; 0x24c <__bad_interrupt>
  1a:	00 00       	nop
  1c:	17 c1       	rjmp	.+558    	; 0x24c <__bad_interrupt>
  1e:	00 00       	nop
  20:	15 c1       	rjmp	.+554    	; 0x24c <__bad_interrupt>
  22:	00 00       	nop
  24:	13 c1       	rjmp	.+550    	; 0x24c <__bad_interrupt>
  26:	00 00       	nop
  28:	11 c1       	rjmp	.+546    	; 0x24c <__bad_interrupt>
  2a:	00 00       	nop
  2c:	0f c1       	rjmp	.+542    	; 0x24c <__bad_interrupt>
  2e:	00 00       	nop
  30:	0d c1       	rjmp	.+538    	; 0x24c <__bad_interrupt>
  32:	00 00       	nop
  34:	0b c1       	rjmp	.+534    	; 0x24c <__bad_interrupt>
  36:	00 00       	nop
  38:	09 c1       	rjmp	.+530    	; 0x24c <__bad_interrupt>
  3a:	00 00       	nop
  3c:	07 c1       	rjmp	.+526    	; 0x24c <__bad_interrupt>
  3e:	00 00       	nop
  40:	05 c1       	rjmp	.+522    	; 0x24c <__bad_interrupt>
  42:	00 00       	nop
  44:	03 c1       	rjmp	.+518    	; 0x24c <__bad_interrupt>
  46:	00 00       	nop
  48:	01 c1       	rjmp	.+514    	; 0x24c <__bad_interrupt>
  4a:	00 00       	nop
  4c:	ff c0       	rjmp	.+510    	; 0x24c <__bad_interrupt>
  4e:	00 00       	nop
  50:	fd c0       	rjmp	.+506    	; 0x24c <__bad_interrupt>
  52:	00 00       	nop
  54:	fb c0       	rjmp	.+502    	; 0x24c <__bad_interrupt>
  56:	00 00       	nop
  58:	f9 c0       	rjmp	.+498    	; 0x24c <__bad_interrupt>
  5a:	00 00       	nop
  5c:	23 c1       	rjmp	.+582    	; 0x2a4 <__vector_23>
  5e:	00 00       	nop
  60:	f5 c0       	rjmp	.+490    	; 0x24c <__bad_interrupt>
  62:	00 00       	nop
  64:	f3 c0       	rjmp	.+486    	; 0x24c <__bad_interrupt>
  66:	00 00       	nop
  68:	f1 c0       	rjmp	.+482    	; 0x24c <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ef c0       	rjmp	.+478    	; 0x24c <__bad_interrupt>
  6e:	00 00       	nop
  70:	ed c0       	rjmp	.+474    	; 0x24c <__bad_interrupt>
  72:	00 00       	nop
  74:	eb c0       	rjmp	.+470    	; 0x24c <__bad_interrupt>
  76:	00 00       	nop
  78:	e9 c0       	rjmp	.+466    	; 0x24c <__bad_interrupt>
  7a:	00 00       	nop
  7c:	e7 c0       	rjmp	.+462    	; 0x24c <__bad_interrupt>
  7e:	00 00       	nop
  80:	e5 c0       	rjmp	.+458    	; 0x24c <__bad_interrupt>
  82:	00 00       	nop
  84:	e3 c0       	rjmp	.+454    	; 0x24c <__bad_interrupt>
  86:	00 00       	nop
  88:	e1 c0       	rjmp	.+450    	; 0x24c <__bad_interrupt>
  8a:	00 00       	nop
  8c:	df c0       	rjmp	.+446    	; 0x24c <__bad_interrupt>
  8e:	00 00       	nop
  90:	dd c0       	rjmp	.+442    	; 0x24c <__bad_interrupt>
  92:	00 00       	nop
  94:	db c0       	rjmp	.+438    	; 0x24c <__bad_interrupt>
  96:	00 00       	nop
  98:	d9 c0       	rjmp	.+434    	; 0x24c <__bad_interrupt>
  9a:	00 00       	nop
  9c:	d7 c0       	rjmp	.+430    	; 0x24c <__bad_interrupt>
  9e:	00 00       	nop
  a0:	d5 c0       	rjmp	.+426    	; 0x24c <__bad_interrupt>
  a2:	00 00       	nop
  a4:	d3 c0       	rjmp	.+422    	; 0x24c <__bad_interrupt>
  a6:	00 00       	nop
  a8:	d1 c0       	rjmp	.+418    	; 0x24c <__bad_interrupt>
  aa:	00 00       	nop
  ac:	cf c0       	rjmp	.+414    	; 0x24c <__bad_interrupt>
  ae:	00 00       	nop
  b0:	cd c0       	rjmp	.+410    	; 0x24c <__bad_interrupt>
  b2:	00 00       	nop
  b4:	cb c0       	rjmp	.+406    	; 0x24c <__bad_interrupt>
  b6:	00 00       	nop
  b8:	c9 c0       	rjmp	.+402    	; 0x24c <__bad_interrupt>
  ba:	00 00       	nop
  bc:	c7 c0       	rjmp	.+398    	; 0x24c <__bad_interrupt>
  be:	00 00       	nop
  c0:	c5 c0       	rjmp	.+394    	; 0x24c <__bad_interrupt>
  c2:	00 00       	nop
  c4:	c3 c0       	rjmp	.+390    	; 0x24c <__bad_interrupt>
  c6:	00 00       	nop
  c8:	c1 c0       	rjmp	.+386    	; 0x24c <__bad_interrupt>
  ca:	00 00       	nop
  cc:	bf c0       	rjmp	.+382    	; 0x24c <__bad_interrupt>
  ce:	00 00       	nop
  d0:	bd c0       	rjmp	.+378    	; 0x24c <__bad_interrupt>
  d2:	00 00       	nop
  d4:	bb c0       	rjmp	.+374    	; 0x24c <__bad_interrupt>
  d6:	00 00       	nop
  d8:	b9 c0       	rjmp	.+370    	; 0x24c <__bad_interrupt>
  da:	00 00       	nop
  dc:	b7 c0       	rjmp	.+366    	; 0x24c <__bad_interrupt>
  de:	00 00       	nop
  e0:	b5 c0       	rjmp	.+362    	; 0x24c <__bad_interrupt>
  e2:	00 00       	nop
  e4:	18 02       	muls	r17, r24
  e6:	1b 02       	muls	r17, r27
  e8:	0a 02       	muls	r16, r26
  ea:	0e 02       	muls	r16, r30
  ec:	14 02       	muls	r17, r20
  ee:	52 02       	muls	r21, r18
  f0:	1f 02       	muls	r17, r31
  f2:	23 02       	muls	r18, r19
  f4:	29 02       	muls	r18, r25
  f6:	2d 02       	muls	r18, r29
  f8:	31 02       	muls	r19, r17
  fa:	37 02       	muls	r19, r23
  fc:	3b 02       	muls	r19, r27
  fe:	3f 02       	muls	r19, r31
 100:	52 02       	muls	r21, r18
 102:	45 02       	muls	r20, r21
 104:	49 02       	muls	r20, r25
 106:	4d 02       	muls	r20, r29

00000108 <__trampolines_end>:
 108:	00 00       	nop
 10a:	0a 0b       	sbc	r16, r26
 10c:	02 09       	sbc	r16, r2
 10e:	0c 0d       	add	r16, r12
 110:	0e 08       	sbc	r0, r14
 112:	07 03       	mulsu	r16, r23
 114:	04 01       	movw	r0, r8
	...
 132:	00 00       	nop
 134:	12 11       	cpse	r17, r2
 136:	10 00       	.word	0x0010	; ????
	...

0000014e <digital_pin_to_bit_mask_PGM>:
 14e:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
 15e:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
 16e:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
 17e:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
 18e:	04 08 10 20 40 80                                   ... @.

00000194 <digital_pin_to_port_PGM>:
 194:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
 1a4:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
 1b4:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
 1c4:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
 1d4:	0b 0b 0b 0b 0b 0b                                   ......

000001da <port_to_output_PGM>:
 1da:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
 1ea:	02 01 00 00 05 01 08 01 0b 01                       ..........

000001f4 <port_to_mode_PGM>:
 1f4:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
 204:	01 01 00 00 04 01 07 01 0a 01                       ..........

0000020e <__ctors_end>:
 20e:	11 24       	eor	r1, r1
 210:	1f be       	out	0x3f, r1	; 63
 212:	cf ef       	ldi	r28, 0xFF	; 255
 214:	d1 e2       	ldi	r29, 0x21	; 33
 216:	de bf       	out	0x3e, r29	; 62
 218:	cd bf       	out	0x3d, r28	; 61
 21a:	00 e0       	ldi	r16, 0x00	; 0
 21c:	0c bf       	out	0x3c, r16	; 60

0000021e <__do_copy_data>:
 21e:	12 e0       	ldi	r17, 0x02	; 2
 220:	a0 e0       	ldi	r26, 0x00	; 0
 222:	b2 e0       	ldi	r27, 0x02	; 2
 224:	ec ed       	ldi	r30, 0xDC	; 220
 226:	f5 e0       	ldi	r31, 0x05	; 5
 228:	00 e0       	ldi	r16, 0x00	; 0
 22a:	0b bf       	out	0x3b, r16	; 59
 22c:	02 c0       	rjmp	.+4      	; 0x232 <__do_copy_data+0x14>
 22e:	07 90       	elpm	r0, Z+
 230:	0d 92       	st	X+, r0
 232:	a2 30       	cpi	r26, 0x02	; 2
 234:	b1 07       	cpc	r27, r17
 236:	d9 f7       	brne	.-10     	; 0x22e <__do_copy_data+0x10>

00000238 <__do_clear_bss>:
 238:	22 e0       	ldi	r18, 0x02	; 2
 23a:	a2 e0       	ldi	r26, 0x02	; 2
 23c:	b2 e0       	ldi	r27, 0x02	; 2
 23e:	01 c0       	rjmp	.+2      	; 0x242 <.do_clear_bss_start>

00000240 <.do_clear_bss_loop>:
 240:	1d 92       	st	X+, r1

00000242 <.do_clear_bss_start>:
 242:	ab 30       	cpi	r26, 0x0B	; 11
 244:	b2 07       	cpc	r27, r18
 246:	e1 f7       	brne	.-8      	; 0x240 <.do_clear_bss_loop>
 248:	22 d0       	rcall	.+68     	; 0x28e <main>
 24a:	c6 c1       	rjmp	.+908    	; 0x5d8 <_exit>

0000024c <__bad_interrupt>:
 24c:	d9 ce       	rjmp	.-590    	; 0x0 <__vectors>

0000024e <setup>:
//STOP

const int LedPin = 2;
int year = 2024;
void setup() {
 pinMode(2,OUTPUT);
 24e:	61 e0       	ldi	r22, 0x01	; 1
 250:	82 e0       	ldi	r24, 0x02	; 2
 252:	29 d1       	rcall	.+594    	; 0x4a6 <pinMode>
 digitalWrite(2,LOW);
 254:	60 e0       	ldi	r22, 0x00	; 0
 256:	82 e0       	ldi	r24, 0x02	; 2
 258:	62 c1       	rjmp	.+708    	; 0x51e <digitalWrite>

0000025a <loop>:
 }

void loop() {
if (year % 4 == 0 && year%100 !=0 || year%400 == 0)
 25a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
 25e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
 262:	c9 01       	movw	r24, r18
 264:	83 70       	andi	r24, 0x03	; 3
 266:	99 27       	eor	r25, r25
 268:	89 2b       	or	r24, r25
 26a:	31 f4       	brne	.+12     	; 0x278 <loop+0x1e>
 26c:	c9 01       	movw	r24, r18
 26e:	64 e6       	ldi	r22, 0x64	; 100
 270:	70 e0       	ldi	r23, 0x00	; 0
 272:	83 d1       	rcall	.+774    	; 0x57a <__divmodhi4>
 274:	89 2b       	or	r24, r25
 276:	31 f4       	brne	.+12     	; 0x284 <loop+0x2a>
 278:	c9 01       	movw	r24, r18
 27a:	60 e9       	ldi	r22, 0x90	; 144
 27c:	71 e0       	ldi	r23, 0x01	; 1
 27e:	7d d1       	rcall	.+762    	; 0x57a <__divmodhi4>
 280:	89 2b       	or	r24, r25
 282:	19 f4       	brne	.+6      	; 0x28a <loop+0x30>
{
	digitalWrite(2, HIGH);
 284:	61 e0       	ldi	r22, 0x01	; 1
 286:	82 e0       	ldi	r24, 0x02	; 2
 288:	4a c1       	rjmp	.+660    	; 0x51e <digitalWrite>
 28a:	08 95       	ret

0000028c <initVariant>:
 28c:	08 95       	ret

0000028e <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
 28e:	54 d0       	rcall	.+168    	; 0x338 <init>

	initVariant();
 290:	fd df       	rcall	.-6      	; 0x28c <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
 292:	dd df       	rcall	.-70     	; 0x24e <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
 294:	c0 e0       	ldi	r28, 0x00	; 0
 296:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
 298:	e0 df       	rcall	.-64     	; 0x25a <loop>
 29a:	20 97       	sbiw	r28, 0x00	; 0
		if (serialEventRun) serialEventRun();
 29c:	e9 f3       	breq	.-6      	; 0x298 <main+0xa>
 29e:	0e 94 00 00 	call	0	; 0x0 <__vectors>
 2a2:	fa cf       	rjmp	.-12     	; 0x298 <main+0xa>

000002a4 <__vector_23>:
 2a4:	1f 92       	push	r1
	

#endif

	// busy wait
	__asm__ __volatile__ (
 2a6:	0f 92       	push	r0
 2a8:	0f b6       	in	r0, 0x3f	; 63
 2aa:	0f 92       	push	r0
 2ac:	11 24       	eor	r1, r1
 2ae:	2f 93       	push	r18
 2b0:	3f 93       	push	r19
 2b2:	8f 93       	push	r24
 2b4:	9f 93       	push	r25
 2b6:	af 93       	push	r26
 2b8:	bf 93       	push	r27
 2ba:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <timer0_millis>
 2be:	90 91 04 02 	lds	r25, 0x0204	; 0x800204 <timer0_millis+0x1>
 2c2:	a0 91 05 02 	lds	r26, 0x0205	; 0x800205 <timer0_millis+0x2>
 2c6:	b0 91 06 02 	lds	r27, 0x0206	; 0x800206 <timer0_millis+0x3>
 2ca:	30 91 02 02 	lds	r19, 0x0202	; 0x800202 <__data_end>
 2ce:	23 e0       	ldi	r18, 0x03	; 3
 2d0:	23 0f       	add	r18, r19
 2d2:	2d 37       	cpi	r18, 0x7D	; 125
 2d4:	20 f4       	brcc	.+8      	; 0x2de <__vector_23+0x3a>
 2d6:	01 96       	adiw	r24, 0x01	; 1
 2d8:	a1 1d       	adc	r26, r1
 2da:	b1 1d       	adc	r27, r1
 2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <__vector_23+0x44>
 2de:	26 e8       	ldi	r18, 0x86	; 134
 2e0:	23 0f       	add	r18, r19
 2e2:	02 96       	adiw	r24, 0x02	; 2
 2e4:	a1 1d       	adc	r26, r1
 2e6:	b1 1d       	adc	r27, r1
 2e8:	20 93 02 02 	sts	0x0202, r18	; 0x800202 <__data_end>
 2ec:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <timer0_millis>
 2f0:	90 93 04 02 	sts	0x0204, r25	; 0x800204 <timer0_millis+0x1>
 2f4:	a0 93 05 02 	sts	0x0205, r26	; 0x800205 <timer0_millis+0x2>
 2f8:	b0 93 06 02 	sts	0x0206, r27	; 0x800206 <timer0_millis+0x3>
 2fc:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <timer0_overflow_count>
 300:	90 91 08 02 	lds	r25, 0x0208	; 0x800208 <timer0_overflow_count+0x1>
 304:	a0 91 09 02 	lds	r26, 0x0209	; 0x800209 <timer0_overflow_count+0x2>
 308:	b0 91 0a 02 	lds	r27, 0x020A	; 0x80020a <timer0_overflow_count+0x3>
 30c:	01 96       	adiw	r24, 0x01	; 1
 30e:	a1 1d       	adc	r26, r1
 310:	b1 1d       	adc	r27, r1
 312:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <timer0_overflow_count>
 316:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <timer0_overflow_count+0x1>
 31a:	a0 93 09 02 	sts	0x0209, r26	; 0x800209 <timer0_overflow_count+0x2>
 31e:	b0 93 0a 02 	sts	0x020A, r27	; 0x80020a <timer0_overflow_count+0x3>
 322:	bf 91       	pop	r27
 324:	af 91       	pop	r26
 326:	9f 91       	pop	r25
 328:	8f 91       	pop	r24
 32a:	3f 91       	pop	r19
 32c:	2f 91       	pop	r18
 32e:	0f 90       	pop	r0
 330:	0f be       	out	0x3f, r0	; 63
 332:	0f 90       	pop	r0
 334:	1f 90       	pop	r1
 336:	18 95       	reti

00000338 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 338:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 33a:	84 b5       	in	r24, 0x24	; 36
 33c:	82 60       	ori	r24, 0x02	; 2
 33e:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 340:	84 b5       	in	r24, 0x24	; 36
 342:	81 60       	ori	r24, 0x01	; 1
 344:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 346:	85 b5       	in	r24, 0x25	; 37
 348:	82 60       	ori	r24, 0x02	; 2
 34a:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 34c:	85 b5       	in	r24, 0x25	; 37
 34e:	81 60       	ori	r24, 0x01	; 1
 350:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 352:	ee e6       	ldi	r30, 0x6E	; 110
 354:	f0 e0       	ldi	r31, 0x00	; 0
 356:	80 81       	ld	r24, Z
 358:	81 60       	ori	r24, 0x01	; 1
 35a:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 35c:	e1 e8       	ldi	r30, 0x81	; 129
 35e:	f0 e0       	ldi	r31, 0x00	; 0
 360:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 362:	80 81       	ld	r24, Z
 364:	82 60       	ori	r24, 0x02	; 2
 366:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 368:	80 81       	ld	r24, Z
 36a:	81 60       	ori	r24, 0x01	; 1
 36c:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 36e:	e0 e8       	ldi	r30, 0x80	; 128
 370:	f0 e0       	ldi	r31, 0x00	; 0
 372:	80 81       	ld	r24, Z
 374:	81 60       	ori	r24, 0x01	; 1
 376:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 378:	e1 eb       	ldi	r30, 0xB1	; 177
 37a:	f0 e0       	ldi	r31, 0x00	; 0
 37c:	80 81       	ld	r24, Z
 37e:	84 60       	ori	r24, 0x04	; 4
 380:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 382:	e0 eb       	ldi	r30, 0xB0	; 176
 384:	f0 e0       	ldi	r31, 0x00	; 0
 386:	80 81       	ld	r24, Z
 388:	81 60       	ori	r24, 0x01	; 1
 38a:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
 38c:	e1 e9       	ldi	r30, 0x91	; 145
 38e:	f0 e0       	ldi	r31, 0x00	; 0
 390:	80 81       	ld	r24, Z
 392:	82 60       	ori	r24, 0x02	; 2
 394:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
 396:	80 81       	ld	r24, Z
 398:	81 60       	ori	r24, 0x01	; 1
 39a:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
 39c:	e0 e9       	ldi	r30, 0x90	; 144
 39e:	f0 e0       	ldi	r31, 0x00	; 0
 3a0:	80 81       	ld	r24, Z
 3a2:	81 60       	ori	r24, 0x01	; 1
 3a4:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
 3a6:	e1 ea       	ldi	r30, 0xA1	; 161
 3a8:	f0 e0       	ldi	r31, 0x00	; 0
 3aa:	80 81       	ld	r24, Z
 3ac:	82 60       	ori	r24, 0x02	; 2
 3ae:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
 3b0:	80 81       	ld	r24, Z
 3b2:	81 60       	ori	r24, 0x01	; 1
 3b4:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
 3b6:	e0 ea       	ldi	r30, 0xA0	; 160
 3b8:	f0 e0       	ldi	r31, 0x00	; 0
 3ba:	80 81       	ld	r24, Z
 3bc:	81 60       	ori	r24, 0x01	; 1
 3be:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
 3c0:	e1 e2       	ldi	r30, 0x21	; 33
 3c2:	f1 e0       	ldi	r31, 0x01	; 1
 3c4:	80 81       	ld	r24, Z
 3c6:	82 60       	ori	r24, 0x02	; 2
 3c8:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
 3ca:	80 81       	ld	r24, Z
 3cc:	81 60       	ori	r24, 0x01	; 1
 3ce:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
 3d0:	e0 e2       	ldi	r30, 0x20	; 32
 3d2:	f1 e0       	ldi	r31, 0x01	; 1
 3d4:	80 81       	ld	r24, Z
 3d6:	81 60       	ori	r24, 0x01	; 1
 3d8:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
 3da:	ea e7       	ldi	r30, 0x7A	; 122
 3dc:	f0 e0       	ldi	r31, 0x00	; 0
 3de:	80 81       	ld	r24, Z
 3e0:	84 60       	ori	r24, 0x04	; 4
 3e2:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
 3e4:	80 81       	ld	r24, Z
 3e6:	82 60       	ori	r24, 0x02	; 2
 3e8:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
 3ea:	80 81       	ld	r24, Z
 3ec:	81 60       	ori	r24, 0x01	; 1
 3ee:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 3f0:	80 81       	ld	r24, Z
 3f2:	80 68       	ori	r24, 0x80	; 128
 3f4:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 3f6:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
 3fa:	08 95       	ret

000003fc <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	fc 01       	movw	r30, r24
 400:	31 97       	sbiw	r30, 0x01	; 1
 402:	e2 31       	cpi	r30, 0x12	; 18
 404:	f1 05       	cpc	r31, r1
 406:	08 f0       	brcs	.+2      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 408:	4d c0       	rjmp	.+154    	; 0x4a4 <__LOCK_REGION_LENGTH__+0xa4>
 40a:	88 27       	eor	r24, r24
 40c:	ee 58       	subi	r30, 0x8E	; 142
 40e:	ff 4f       	sbci	r31, 0xFF	; 255
 410:	8f 4f       	sbci	r24, 0xFF	; 255
 412:	c6 c0       	rjmp	.+396    	; 0x5a0 <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
 414:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
 418:	8f 77       	andi	r24, 0x7F	; 127
 41a:	03 c0       	rjmp	.+6      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
 41c:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
 420:	8f 7d       	andi	r24, 0xDF	; 223
 422:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
 426:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
 428:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
 42c:	87 7f       	andi	r24, 0xF7	; 247
 42e:	f9 cf       	rjmp	.-14     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
 430:	84 b5       	in	r24, 0x24	; 36
 432:	8f 77       	andi	r24, 0x7F	; 127
 434:	02 c0       	rjmp	.+4      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
 436:	84 b5       	in	r24, 0x24	; 36
 438:	8f 7d       	andi	r24, 0xDF	; 223
 43a:	84 bd       	out	0x24, r24	; 36
 43c:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
 43e:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
 442:	8f 77       	andi	r24, 0x7F	; 127
 444:	03 c0       	rjmp	.+6      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
 446:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
 44a:	8f 7d       	andi	r24, 0xDF	; 223
 44c:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
 450:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
 452:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
 456:	8f 77       	andi	r24, 0x7F	; 127
 458:	07 c0       	rjmp	.+14     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
 45a:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
 45e:	8f 7d       	andi	r24, 0xDF	; 223
 460:	03 c0       	rjmp	.+6      	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
 462:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
 466:	87 7f       	andi	r24, 0xF7	; 247
 468:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
 46c:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
 46e:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
 472:	8f 77       	andi	r24, 0x7F	; 127
 474:	07 c0       	rjmp	.+14     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
 476:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
 47a:	8f 7d       	andi	r24, 0xDF	; 223
 47c:	03 c0       	rjmp	.+6      	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
 47e:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
 482:	87 7f       	andi	r24, 0xF7	; 247
 484:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
 488:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
 48a:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
 48e:	8f 77       	andi	r24, 0x7F	; 127
 490:	07 c0       	rjmp	.+14     	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
 492:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
 496:	8f 7d       	andi	r24, 0xDF	; 223
 498:	03 c0       	rjmp	.+6      	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
 49a:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
 49e:	87 7f       	andi	r24, 0xF7	; 247
 4a0:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
 4a4:	08 95       	ret

000004a6 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
 4a6:	cf 93       	push	r28
 4a8:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
 4aa:	90 e0       	ldi	r25, 0x00	; 0
 4ac:	fc 01       	movw	r30, r24
 4ae:	e2 5b       	subi	r30, 0xB2	; 178
 4b0:	fe 4f       	sbci	r31, 0xFE	; 254
 4b2:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
 4b4:	fc 01       	movw	r30, r24
 4b6:	ec 56       	subi	r30, 0x6C	; 108
 4b8:	fe 4f       	sbci	r31, 0xFE	; 254
 4ba:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
 4bc:	88 23       	and	r24, r24
 4be:	61 f1       	breq	.+88     	; 0x518 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
 4c0:	90 e0       	ldi	r25, 0x00	; 0
 4c2:	88 0f       	add	r24, r24
 4c4:	99 1f       	adc	r25, r25
 4c6:	fc 01       	movw	r30, r24
 4c8:	ec 50       	subi	r30, 0x0C	; 12
 4ca:	fe 4f       	sbci	r31, 0xFE	; 254
 4cc:	c5 91       	lpm	r28, Z+
 4ce:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
 4d0:	fc 01       	movw	r30, r24
 4d2:	e6 52       	subi	r30, 0x26	; 38
 4d4:	fe 4f       	sbci	r31, 0xFE	; 254
 4d6:	a5 91       	lpm	r26, Z+
 4d8:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
 4da:	61 11       	cpse	r22, r1
 4dc:	09 c0       	rjmp	.+18     	; 0x4f0 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
 4de:	9f b7       	in	r25, 0x3f	; 63
                cli();
 4e0:	f8 94       	cli
		*reg &= ~bit;
 4e2:	88 81       	ld	r24, Y
 4e4:	20 95       	com	r18
 4e6:	82 23       	and	r24, r18
 4e8:	88 83       	st	Y, r24
		*out &= ~bit;
 4ea:	ec 91       	ld	r30, X
 4ec:	2e 23       	and	r18, r30
 4ee:	0b c0       	rjmp	.+22     	; 0x506 <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
 4f0:	62 30       	cpi	r22, 0x02	; 2
 4f2:	61 f4       	brne	.+24     	; 0x50c <pinMode+0x66>
		uint8_t oldSREG = SREG;
 4f4:	9f b7       	in	r25, 0x3f	; 63
                cli();
 4f6:	f8 94       	cli
		*reg &= ~bit;
 4f8:	88 81       	ld	r24, Y
 4fa:	32 2f       	mov	r19, r18
 4fc:	30 95       	com	r19
 4fe:	83 23       	and	r24, r19
 500:	88 83       	st	Y, r24
		*out |= bit;
 502:	ec 91       	ld	r30, X
 504:	2e 2b       	or	r18, r30
 506:	2c 93       	st	X, r18
		SREG = oldSREG;
 508:	9f bf       	out	0x3f, r25	; 63
 50a:	06 c0       	rjmp	.+12     	; 0x518 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
 50c:	8f b7       	in	r24, 0x3f	; 63
                cli();
 50e:	f8 94       	cli
		*reg |= bit;
 510:	e8 81       	ld	r30, Y
 512:	2e 2b       	or	r18, r30
 514:	28 83       	st	Y, r18
		SREG = oldSREG;
 516:	8f bf       	out	0x3f, r24	; 63
	}
}
 518:	df 91       	pop	r29
 51a:	cf 91       	pop	r28
 51c:	08 95       	ret

0000051e <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
 51e:	1f 93       	push	r17
 520:	cf 93       	push	r28
 522:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
 524:	28 2f       	mov	r18, r24
 526:	30 e0       	ldi	r19, 0x00	; 0
 528:	f9 01       	movw	r30, r18
 52a:	e8 5f       	subi	r30, 0xF8	; 248
 52c:	fe 4f       	sbci	r31, 0xFE	; 254
 52e:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
 530:	f9 01       	movw	r30, r18
 532:	e2 5b       	subi	r30, 0xB2	; 178
 534:	fe 4f       	sbci	r31, 0xFE	; 254
 536:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
 538:	f9 01       	movw	r30, r18
 53a:	ec 56       	subi	r30, 0x6C	; 108
 53c:	fe 4f       	sbci	r31, 0xFE	; 254
 53e:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
 540:	cc 23       	and	r28, r28
 542:	b9 f0       	breq	.+46     	; 0x572 <digitalWrite+0x54>
 544:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
 546:	81 11       	cpse	r24, r1
 548:	59 df       	rcall	.-334    	; 0x3fc <turnOffPWM>

	out = portOutputRegister(port);
 54a:	ec 2f       	mov	r30, r28
 54c:	f0 e0       	ldi	r31, 0x00	; 0
 54e:	ee 0f       	add	r30, r30
 550:	ff 1f       	adc	r31, r31
 552:	e6 52       	subi	r30, 0x26	; 38
 554:	fe 4f       	sbci	r31, 0xFE	; 254
 556:	a5 91       	lpm	r26, Z+
 558:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
 55a:	9f b7       	in	r25, 0x3f	; 63
	cli();
 55c:	f8 94       	cli

	if (val == LOW) {
 55e:	11 11       	cpse	r17, r1
 560:	04 c0       	rjmp	.+8      	; 0x56a <digitalWrite+0x4c>
		*out &= ~bit;
 562:	8c 91       	ld	r24, X
 564:	d0 95       	com	r29
 566:	d8 23       	and	r29, r24
 568:	02 c0       	rjmp	.+4      	; 0x56e <digitalWrite+0x50>
	} else {
		*out |= bit;
 56a:	ec 91       	ld	r30, X
 56c:	de 2b       	or	r29, r30
 56e:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
 570:	9f bf       	out	0x3f, r25	; 63
}
 572:	df 91       	pop	r29
 574:	cf 91       	pop	r28
 576:	1f 91       	pop	r17
 578:	08 95       	ret

0000057a <__divmodhi4>:
 57a:	97 fb       	bst	r25, 7
 57c:	07 2e       	mov	r0, r23
 57e:	16 f4       	brtc	.+4      	; 0x584 <__divmodhi4+0xa>
 580:	00 94       	com	r0
 582:	06 d0       	rcall	.+12     	; 0x590 <__divmodhi4_neg1>
 584:	77 fd       	sbrc	r23, 7
 586:	08 d0       	rcall	.+16     	; 0x598 <__divmodhi4_neg2>
 588:	13 d0       	rcall	.+38     	; 0x5b0 <__udivmodhi4>
 58a:	07 fc       	sbrc	r0, 7
 58c:	05 d0       	rcall	.+10     	; 0x598 <__divmodhi4_neg2>
 58e:	3e f4       	brtc	.+14     	; 0x59e <__divmodhi4_exit>

00000590 <__divmodhi4_neg1>:
 590:	90 95       	com	r25
 592:	81 95       	neg	r24
 594:	9f 4f       	sbci	r25, 0xFF	; 255
 596:	08 95       	ret

00000598 <__divmodhi4_neg2>:
 598:	70 95       	com	r23
 59a:	61 95       	neg	r22
 59c:	7f 4f       	sbci	r23, 0xFF	; 255

0000059e <__divmodhi4_exit>:
 59e:	08 95       	ret

000005a0 <__tablejump2__>:
 5a0:	ee 0f       	add	r30, r30
 5a2:	ff 1f       	adc	r31, r31
 5a4:	88 1f       	adc	r24, r24
 5a6:	8b bf       	out	0x3b, r24	; 59
 5a8:	07 90       	elpm	r0, Z+
 5aa:	f6 91       	elpm	r31, Z
 5ac:	e0 2d       	mov	r30, r0
 5ae:	19 94       	eijmp

000005b0 <__udivmodhi4>:
 5b0:	aa 1b       	sub	r26, r26
 5b2:	bb 1b       	sub	r27, r27
 5b4:	51 e1       	ldi	r21, 0x11	; 17
 5b6:	07 c0       	rjmp	.+14     	; 0x5c6 <__udivmodhi4_ep>

000005b8 <__udivmodhi4_loop>:
 5b8:	aa 1f       	adc	r26, r26
 5ba:	bb 1f       	adc	r27, r27
 5bc:	a6 17       	cp	r26, r22
 5be:	b7 07       	cpc	r27, r23
 5c0:	10 f0       	brcs	.+4      	; 0x5c6 <__udivmodhi4_ep>
 5c2:	a6 1b       	sub	r26, r22
 5c4:	b7 0b       	sbc	r27, r23

000005c6 <__udivmodhi4_ep>:
 5c6:	88 1f       	adc	r24, r24
 5c8:	99 1f       	adc	r25, r25
 5ca:	5a 95       	dec	r21
 5cc:	a9 f7       	brne	.-22     	; 0x5b8 <__udivmodhi4_loop>
 5ce:	80 95       	com	r24
 5d0:	90 95       	com	r25
 5d2:	bc 01       	movw	r22, r24
 5d4:	cd 01       	movw	r24, r26
 5d6:	08 95       	ret

000005d8 <_exit>:
 5d8:	f8 94       	cli

000005da <__stop_program>:
 5da:	ff cf       	rjmp	.-2      	; 0x5da <__stop_program>
