
---------- Begin Simulation Statistics ----------
final_tick                               1243150702500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60941                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702424                       # Number of bytes of host memory used
host_op_rate                                    61119                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23575.16                       # Real time elapsed on the host
host_tick_rate                               52731388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436688697                       # Number of instructions simulated
sim_ops                                    1440892437                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.243151                       # Number of seconds simulated
sim_ticks                                1243150702500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.732687                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177697771                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204879817                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13301297                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274661237                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21147593                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22563366                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1415773                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346839579                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187394                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100246                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8692247                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329551003                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33287242                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43245938                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316581916                       # Number of instructions committed
system.cpu0.commit.committedOps            1318685482                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2269469475                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.581055                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.297067                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1597008151     70.37%     70.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    412140379     18.16%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    104076600      4.59%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84147236      3.71%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25682171      1.13%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4314815      0.19%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6340667      0.28%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2472214      0.11%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33287242      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2269469475                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25144023                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273953240                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405174368                       # Number of loads committed
system.cpu0.commit.membars                    4203720                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203726      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742085922     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833026      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407274606     30.88%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151188315     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318685482                       # Class of committed instruction
system.cpu0.commit.refs                     558462949                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316581916                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318685482                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.884811                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.884811                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            406404586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4661600                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176609322                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1391725942                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               901347585                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                958503963                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8702292                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11940301                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5705768                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346839579                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                226961032                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1371574799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3110832                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1412483540                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26622686                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139770                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         895777919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         198845364                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569204                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2280664194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.620252                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899428                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1281961146     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               739584952     32.43%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144943287      6.36%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91223691      4.00%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13914530      0.61%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4742830      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   88156      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100984      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104618      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2280664194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      200843535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8778629                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335175431                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544532                       # Inst execution rate
system.cpu0.iew.exec_refs                   577330169                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155290870                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              340569199                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            422762562                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106420                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8112538                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155705808                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1361882860                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            422039299                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5588497                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1351259782                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1999044                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5771202                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8702292                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10202227                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       204275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24719018                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16934                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9189                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4533662                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17588194                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2417216                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9189                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       733093                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8045536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                612369756                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1342083891                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834192                       # average fanout of values written-back
system.cpu0.iew.wb_producers                510833888                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540834                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1342158378                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1661239629                       # number of integer regfile reads
system.cpu0.int_regfile_writes              861352417                       # number of integer regfile writes
system.cpu0.ipc                              0.530557                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530557                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205628      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            758445114     55.90%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848271      0.87%     57.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100410      0.15%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           426955204     31.47%     88.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153293601     11.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1356848280                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2718862                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002004                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 416092     15.30%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1875978     69.00%     84.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               426790     15.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1355361460                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4997194701                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1342083840                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1405088542                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1355572534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1356848280                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310326                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43197297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           115192                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           637                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20994739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2280664194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594936                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.837985                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1304773834     57.21%     57.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          698525169     30.63%     87.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          199875152      8.76%     96.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           61009252      2.68%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11024260      0.48%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2635786      0.12%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1647297      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1002253      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             171191      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2280664194                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546784                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19461115                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1391815                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           422762562                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155705808                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1887                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2481507729                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4793677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              365678141                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845219746                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14116977                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               913243897                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9481157                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12439                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1695227098                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1380110362                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          893478810                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                951154286                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17410411                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8702292                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41431479                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48259000                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1695227053                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        454099                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5857                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31132604                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5857                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3598089590                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2735075175                       # The number of ROB writes
system.cpu0.timesIdled                       32911012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1854                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.195340                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20004008                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21935340                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2705816                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29899219                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1010055                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1021152                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11097                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34189575                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47755                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099995                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1927247                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126682                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3175478                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12407819                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120106781                       # Number of instructions committed
system.cpu1.commit.committedOps             122206955                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    425827362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.286987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037380                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    374226025     87.88%     87.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25762456      6.05%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9478381      2.23%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7366779      1.73%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2105660      0.49%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1033546      0.24%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2360053      0.55%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318984      0.07%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3175478      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    425827362                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799065                       # Number of function calls committed.
system.cpu1.commit.int_insts                116643267                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181798                       # Number of loads committed
system.cpu1.commit.membars                    4200122                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200122      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76694436     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281793     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9030460      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122206955                       # Class of committed instruction
system.cpu1.commit.refs                      41312265                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120106781                       # Number of Instructions Simulated
system.cpu1.committedOps                    122206955                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.576063                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.576063                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            333544682                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               828437                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19180593                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             141348207                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22434689                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65788285                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1928380                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1922161                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4912464                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34189575                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20653307                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    403271412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               228705                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     145120518                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5413898                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079601                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22630138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21014063                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.337875                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         428608500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.343487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               334379597     78.02%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60044497     14.01%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19609536      4.58%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10931302      2.55%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3111321      0.73%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  475461      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   56499      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     280      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           428608500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         900917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1994321                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                29927541                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303389                       # Inst execution rate
system.cpu1.iew.exec_refs                    44309553                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11418032                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              283490182                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33515643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100705                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2345829                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11619750                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          134580254                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             32891521                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2081488                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            130308491                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1922398                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4237151                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1928380                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8757823                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        82905                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          495528                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        15729                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1533                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         8110                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3333845                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       489283                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1533                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       528343                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1465978                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 72720584                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129119205                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864681                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 62880099                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.300620                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129157915                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               165661581                       # number of integer regfile reads
system.cpu1.int_regfile_writes               86704568                       # number of integer regfile writes
system.cpu1.ipc                              0.279637                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.279637                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200216      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83255450     62.89%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35581670     26.88%     92.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9352497      7.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132389979                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2646971                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019994                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 473811     17.90%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1782042     67.32%     85.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               391116     14.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             130836720                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         696150651                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    129119193                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        146954674                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 128279188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132389979                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301066                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12373298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           115248                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5024096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    428608500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.308883                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.781150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          346910699     80.94%     80.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50603954     11.81%     92.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20405668      4.76%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5308692      1.24%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3499617      0.82%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             775418      0.18%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             648722      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             365117      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              90613      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      428608500                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.308235                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13238005                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1209191                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33515643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11619750                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     94                       # number of misc regfile reads
system.cpu1.numCycles                       429509417                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2056777572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              306556490                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81714823                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13507304                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25999537                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2617806                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21114                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            176529177                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             138912705                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           93456788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66116693                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11289374                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1928380                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27985644                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11741965                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       176529165                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21756                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               639                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28801951                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           639                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   557266515                       # The number of ROB reads
system.cpu1.rob.rob_writes                  272016232                       # The number of ROB writes
system.cpu1.timesIdled                          17191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8432530                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7917                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8472976                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                216142                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11172237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22259959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       196758                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       124964                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69858839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5548855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139719425                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5673819                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8539328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3772859                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7314730                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2632247                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2632245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8539329                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33431532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33431532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    956443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               956443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11172370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11172370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11172370                       # Request fanout histogram
system.membus.respLayer1.occupancy        57905513143                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40211530028                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       479368200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   493093455.369466                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       127500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1020182000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1240753861500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2396841000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    190293717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       190293717                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    190293717                       # number of overall hits
system.cpu0.icache.overall_hits::total      190293717                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36667315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36667315                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36667315                       # number of overall misses
system.cpu0.icache.overall_misses::total     36667315                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 485964250495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 485964250495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 485964250495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 485964250495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    226961032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    226961032                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    226961032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    226961032                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161558                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161558                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161558                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161558                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13253.336125                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13253.336125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13253.336125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13253.336125                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2532                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.363636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34762429                       # number of writebacks
system.cpu0.icache.writebacks::total         34762429                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1904853                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1904853                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1904853                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1904853                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34762462                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34762462                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34762462                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34762462                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 432896205496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 432896205496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 432896205496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 432896205496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153165                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153165                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153165                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153165                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12452.978891                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12452.978891                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12452.978891                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12452.978891                       # average overall mshr miss latency
system.cpu0.icache.replacements              34762429                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    190293717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      190293717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36667315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36667315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 485964250495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 485964250495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    226961032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    226961032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13253.336125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13253.336125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1904853                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1904853                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34762462                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34762462                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 432896205496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 432896205496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153165                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153165                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12452.978891                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12452.978891                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          225055954                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34762429                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.474115                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        488684525                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       488684525                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    492553549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       492553549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    492553549                       # number of overall hits
system.cpu0.dcache.overall_hits::total      492553549                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50859229                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50859229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50859229                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50859229                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1395690305952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1395690305952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1395690305952                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1395690305952                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    543412778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    543412778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    543412778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    543412778                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.093592                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093592                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.093592                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093592                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27442.223042                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27442.223042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27442.223042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27442.223042                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11404225                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132155                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           238818                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1692                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.752787                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.105792                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32459259                       # number of writebacks
system.cpu0.dcache.writebacks::total         32459259                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19311134                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19311134                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19311134                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19311134                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31548095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31548095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31548095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31548095                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 568184579952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 568184579952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 568184579952                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 568184579952                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058055                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058055                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058055                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058055                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18010.107423                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18010.107423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18010.107423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18010.107423                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32459259                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358430385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358430385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33797921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33797921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 732168697000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 732168697000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    392228306                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    392228306                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086169                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086169                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21663.128244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21663.128244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6902154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6902154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26895767                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26895767                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 396816884000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 396816884000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14753.878705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14753.878705                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134123164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134123164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     17061308                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     17061308                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 663521608952                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 663521608952                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151184472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151184472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.112851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.112851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38890.430262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38890.430262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12408980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12408980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4652328                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4652328                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 171367695952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 171367695952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36834.826769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36834.826769                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    158757500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    158757500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.458440                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.458440                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 88840.235031                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 88840.235031                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        52900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3692                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       681000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       681000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4029.585799                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4029.585799                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3029.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3029.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912025                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912025                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92471718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92471718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434247                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434247                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101391.648803                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101391.648803                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912025                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912025                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91559693500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91559693500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434247                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434247                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100391.648803                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100391.648803                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999366                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526207898                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32459875                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.211027                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999366                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1123501473                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1123501473                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34656546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29898226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18749                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              939737                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65513258                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34656546                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29898226                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18749                       # number of overall hits
system.l2.overall_hits::.cpu1.data             939737                       # number of overall hits
system.l2.overall_hits::total                65513258                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2560291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1671980                       # number of demand (read+write) misses
system.l2.demand_misses::total                4344559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105916                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2560291                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6372                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1671980                       # number of overall misses
system.l2.overall_misses::total               4344559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9584944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 253293203491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    584250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 176378238987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     439840636478                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9584944000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 253293203491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    584250000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 176378238987                       # number of overall miss cycles
system.l2.overall_miss_latency::total    439840636478                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34762462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32458517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2611717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69857817                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34762462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32458517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2611717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69857817                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.253652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.640184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062191                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.253652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.640184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062191                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90495.713584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98931.411895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91690.207156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105490.639234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101239.420728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90495.713584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98931.411895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91690.207156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105490.639234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101239.420728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 22                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             22                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5624107                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3772859                       # number of writebacks
system.l2.writebacks::total                   3772859                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         402978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         234000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              637115                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        402978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        234000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             637115                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2157313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1437980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3707444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2157313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1437980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7569568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11277012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8521392501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 200434797498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    519116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141628856498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 351104162997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8521392501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 200434797498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    519116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141628856498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 658418395406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1009522558403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.251622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.550588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.251622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.550588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80519.630549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92909.465385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82125.692137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98491.534304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94702.485863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80519.630549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92909.465385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82125.692137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98491.534304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86982.294816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89520.394090                       # average overall mshr miss latency
system.l2.replacements                       16647751                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7606714                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7606714                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7606714                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7606714                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62058641                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62058641                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     62058641                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62058641                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7569568                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7569568                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 658418395406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 658418395406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86982.294816                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86982.294816                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905660                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3870.967742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       962500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       269500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1232000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.826667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.083333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19870.967742                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data          3808481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           371608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4180089                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1754712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1218211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2972923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178482831494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130027941994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  308510773488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5563193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1589819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7153012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.315415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.766258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101716.310992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106736.798464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103773.549967                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       227628                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       118911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           346539                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1527084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1099300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2626384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 144615703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108751328000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 253367031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.274498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.691462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94700.555438                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98927.797689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96469.911102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34656546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34675295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           112288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9584944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    584250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10169194000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34762462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34787583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.253652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90495.713584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91690.207156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90563.497435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           137                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       112151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8521392501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    519116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9040509001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.251622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80519.630549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82125.692137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80610.150609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26089745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       568129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26657874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       805579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       453769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1259348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74810371997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46350296993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121160668990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26895324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1021898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27917222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.444045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92865.345295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102145.137709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96209.045466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       175350                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       115089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       290439                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       630229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       338680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       968909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  55819094498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32877528498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88696622996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.331423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88569.542972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97075.494561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91542.779555                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          245                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          188                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               433                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          244                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          141                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             385                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5336500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3819000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9155500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          489                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           818                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.498978                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.428571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.470660                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21870.901639                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27085.106383                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23780.519481                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           86                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          201                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2535000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1099000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3634000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.263804                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.167173                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.224939                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19651.162791                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19981.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19750                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999959                       # Cycle average of tags in use
system.l2.tags.total_refs                   146350534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16648385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.790675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.839382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.002146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.406811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.204657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.521305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.403740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.336270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1132840985                       # Number of tag accesses
system.l2.tags.data_accesses               1132840985                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6773056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     138339648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        404544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92160768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    477302720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          714980736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6773056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       404544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7177600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241462976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241462976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2161557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1440012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7457855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11171574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3772859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3772859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5448298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111281478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           325418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74134832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    383945984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             575136011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5448298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       325418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5773717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194234678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194234678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194234678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5448298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111281478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          325418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74134832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    383945984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769370689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3722057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2097601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1431098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7452743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003962917250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21057769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507482                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11171574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3772859                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11171574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3772859                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  77982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50802                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            642237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            653055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            653406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            891570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            778726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            707749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            686711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            664688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            643962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           660500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           634540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           804468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           710323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           673338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           228917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 411413261177                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                55467960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            619418111177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37085.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55835.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8014315                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1727241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11171574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3772859                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2213758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2271348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2468755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1351828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1136516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  855626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  232176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  185744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  140067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   75685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  61801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  26080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 190588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 230280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 248922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 246049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5074051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.871664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.895020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.561335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1802517     35.52%     35.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2567233     50.60%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       297124      5.86%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162610      3.20%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43308      0.85%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19907      0.39%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18197      0.36%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13986      0.28%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149169      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5074051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.530664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.847337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.462260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228584    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.282608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200702     87.80%     87.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2561      1.12%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17157      7.51%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5833      2.55%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1717      0.75%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              440      0.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228589                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              709989888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4990848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238209600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               714980736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241462976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       571.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    575.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1243150699500                       # Total gap between requests
system.mem_ctrls.avgGap                      83184.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6773056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    134246464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       404544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91590272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    476975552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238209600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5448298.413361513056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107988889.625391185284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 325418.309450699948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73675920.237031757832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383682807.756769180298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191617636.961436718702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2161557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1440012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7457855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3772859                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4132604334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 111144631541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    252849293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81696200304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 422191825705                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29853091681344                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39049.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51418.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40001.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56733.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56610.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7912591.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17814849780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9468798240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38768479260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9748245600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98132807760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     236314393920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     278368274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       688615849440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.927893                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 721160756554                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41511340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 480478605946                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18413945760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9787225305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         40439767620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9680724900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98132807760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     338425086540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     192380323200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       707259881085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.925296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 496439101033                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41511340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 705200261467                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12386678897.590361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60823802846.927628                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 488583880500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   215056354000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1028094348500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20619964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20619964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20619964                       # number of overall hits
system.cpu1.icache.overall_hits::total       20619964                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33343                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33343                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33343                       # number of overall misses
system.cpu1.icache.overall_misses::total        33343                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1075282500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1075282500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1075282500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1075282500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20653307                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20653307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20653307                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20653307                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001614                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001614                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001614                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001614                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32249.122754                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32249.122754                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32249.122754                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32249.122754                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          201                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25089                       # number of writebacks
system.cpu1.icache.writebacks::total            25089                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8222                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8222                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8222                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8222                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25121                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25121                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25121                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25121                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    829780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    829780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    829780500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    829780500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33031.348274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33031.348274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33031.348274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33031.348274                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25089                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20619964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20619964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33343                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33343                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1075282500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1075282500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20653307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20653307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32249.122754                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32249.122754                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8222                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8222                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25121                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25121                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    829780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    829780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33031.348274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33031.348274                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992208                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18887675                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25089                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           752.826936                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        301701000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992208                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999757                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41331735                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41331735                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32617117                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32617117                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32617117                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32617117                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8523711                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8523711                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8523711                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8523711                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 504490814167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 504490814167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 504490814167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 504490814167                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41140828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41140828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41140828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41140828                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207184                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207184                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207184                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207184                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59186.757290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59186.757290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59186.757290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59186.757290                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6030503                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            94567                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1833                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.769634                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.971086                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2611776                       # number of writebacks
system.cpu1.dcache.writebacks::total          2611776                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6684634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6684634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6684634                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6684634                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1839077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1839077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1839077                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1839077                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 118475571917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 118475571917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 118475571917                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 118475571917                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044702                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044702                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044702                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044702                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64421.213422                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64421.213422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64421.213422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64421.213422                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2611776                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27465543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27465543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4645259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4645259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 251173145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 251173145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32110802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32110802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 54070.859128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54070.859128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3623128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3623128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1022131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1022131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  54566192500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54566192500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53384.734931                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53384.734931                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5151574                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5151574                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3878452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3878452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 253317669167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 253317669167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9030026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9030026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65314.117376                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65314.117376                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3061506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3061506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       816946                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       816946                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  63909379417                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  63909379417                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78229.625235                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78229.625235                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3866500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3866500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.217391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.217391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        35150                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        35150                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.088933                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.088933                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        59500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       436000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       436000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.235426                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.235426                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4152.380952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4152.380952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       332000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       332000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.235426                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.235426                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3161.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3161.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326282                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326282                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773713                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773713                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  73983269500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  73983269500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368436                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368436                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95621.075903                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95621.075903                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773713                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773713                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73209556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73209556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368436                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368436                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94621.075903                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94621.075903                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.705719                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36553312                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2612683                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.990718                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        301712500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.705719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897054                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897054                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89096262                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89096262                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1243150702500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          62705528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11379573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62251839                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12874892                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11686472                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7153854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7153854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34787583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27917946                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          818                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          818                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104287352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97378622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        75331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7836786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209578091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4449592960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4154737664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334303552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8941847616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28336338                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241563264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98195084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244831                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92324318     94.02%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5744598      5.85%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 125556      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    612      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98195084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139718281468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48692835955                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52144229422                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3921481732                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37703955                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1365538395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439234                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707440                       # Number of bytes of host memory used
host_op_rate                                   440498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3607.02                       # Real time elapsed on the host
host_tick_rate                               33930407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584326963                       # Number of instructions simulated
sim_ops                                    1588887095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.122388                       # Number of seconds simulated
sim_ticks                                122387692500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.711306                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40238959                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40355463                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7068349                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         41292767                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21571                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37178                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15607                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41439417                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9186                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41649                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3612539                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21488370                       # Number of branches committed
system.cpu0.commit.bw_lim_events               278313                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         400353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22818533                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74179101                       # Number of instructions committed
system.cpu0.commit.committedOps              74356333                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    232923858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.319230                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.787546                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    191357519     82.15%     82.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18085977      7.76%     89.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15979055      6.86%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6966128      2.99%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       155534      0.07%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        56468      0.02%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        31166      0.01%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13698      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       278313      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    232923858                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27631369                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46832                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70478299                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11802519                       # Number of loads committed
system.cpu0.commit.membars                     284918                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       285113      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40959624     55.09%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2509      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66677      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407812      4.58%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102278      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35190      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3442919      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1554035      2.09%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923127      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290133     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10286220     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74356333                       # Class of committed instruction
system.cpu0.commit.refs                      26053515                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74179101                       # Number of Instructions Simulated
system.cpu0.committedOps                     74356333                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.278157                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.278157                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            146254364                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3456805                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32193798                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111781144                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34253739                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50644050                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3615675                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3581603                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3577032                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41439417                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22762109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    203177707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3012980                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     128211349                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          726                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14143204                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.170413                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28094530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40260530                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527248                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         238344860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.539220                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               162832967     68.32%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31359886     13.16%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36664011     15.38%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6863631      2.88%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  356758      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22071      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   78022      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  104010      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   63504      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           238344860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26429087                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16672916                       # number of floating regfile writes
system.cpu0.idleCycles                        4825853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3638693                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26962872                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.359451                       # Inst execution rate
system.cpu0.iew.exec_refs                    29318687                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14311541                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15009163                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15045716                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            146294                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6062794                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14457632                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97145828                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15007146                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4394243                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87408042                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                125855                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             55377968                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3615675                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             55533927                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       350547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5868                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1459                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3243197                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       206647                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1459                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        87858                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3550835                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53375382                       # num instructions consuming a value
system.cpu0.iew.wb_count                     86497327                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.709814                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 37886576                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.355706                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      86511008                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107535708                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28428295                       # number of integer regfile writes
system.cpu0.ipc                              0.305049                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.305049                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           287066      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50040839     54.51%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2831      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  640      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71128      0.08%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620973      3.94%     58.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             172430      0.19%     59.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35207      0.04%     59.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443163      3.75%     62.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472816      4.87%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2901216      3.16%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3936908      4.29%     75.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12476235     13.59%     88.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10340832     11.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91802284                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34949255                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70317769                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30629473                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46553967                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     455642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004963                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31257      6.86%      6.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      6.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     30      0.01%      6.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      6.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      6.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  214      0.05%      6.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1385      0.30%      7.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                12603      2.77%      9.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              286229     62.82%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98173     21.55%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9708      2.13%     96.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            12900      2.83%     99.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3136      0.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57021605                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         352885903                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55867854                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73382879                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96655473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91802284                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             490355                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22789575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           798601                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         90002                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9631296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    238344860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.385166                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.738142                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          175967892     73.83%     73.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38783664     16.27%     90.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18698372      7.85%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4285319      1.80%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             418039      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              96712      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              65030      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              18633      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11199      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      238344860                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.377522                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4169014                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3512777                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15045716                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14457632                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11819219                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7055016                       # number of misc regfile writes
system.cpu0.numCycles                       243170713                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1604674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               76333920                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38470791                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5207054                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39516477                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18790343                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               169620                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            167123187                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             110320202                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           63090457                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 48705905                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31469201                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3615675                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51010425                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24619730                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44968207                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       122154980                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19162458                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            103600                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22495388                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        104440                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   329801925                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199771436                       # The number of ROB writes
system.cpu0.timesIdled                          66642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1817                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.762982                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               39121763                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39214709                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6759107                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40546300                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17412                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25158                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7746                       # Number of indirect misses.
system.cpu1.branchPred.lookups               40668959                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3876                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41472                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3454787                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21375246                       # Number of branches committed
system.cpu1.commit.bw_lim_events               270126                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         403446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22234473                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73459165                       # Number of instructions committed
system.cpu1.commit.committedOps              73638325                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228110678                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.322818                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.792619                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187049034     82.00%     82.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17871074      7.83%     89.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15642834      6.86%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6940222      3.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       243381      0.11%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        49910      0.02%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        31844      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        12253      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       270126      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228110678                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27644741                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29909                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69754247                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11723906                       # Number of loads committed
system.cpu1.commit.membars                     287854                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       287854      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40653031     55.21%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            448      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69122      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106574      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37420      0.05%     60.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3445068      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1473031      2.00%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579028      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292347     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10286504     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73638325                       # Class of committed instruction
system.cpu1.commit.refs                      25630910                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73459165                       # Number of Instructions Simulated
system.cpu1.committedOps                     73638325                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.202725                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.202725                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            144991529                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3305779                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            31516580                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             109998541                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31651431                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49698460                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3457126                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3448191                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3556119                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   40668959                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21280048                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    201021255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2764939                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     125970578                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          474                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               13522952                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.172861                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25571378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          39139175                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.535431                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233354665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.541166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.891499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               159168825     68.21%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30930674     13.25%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                35752378     15.32%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6887347      2.95%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  358411      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16797      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   73443      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  106356      0.05%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60434      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233354665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26496312                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                16641708                       # number of floating regfile writes
system.cpu1.idleCycles                        1914809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3486851                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26695067                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.367647                       # Inst execution rate
system.cpu1.iew.exec_refs                    28852448                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13963525                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14581590                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             14908992                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            146523                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5787292                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14108401                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95845816                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             14888923                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4177194                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86496065                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                120415                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             54695635                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3457126                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             54853692                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       326150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1481                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          856                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3185086                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       201397                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           856                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        82770                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3404081                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52911194                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85578487                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.713230                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37737865                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.363747                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85591206                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106007279                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28143627                       # number of integer regfile writes
system.cpu1.ipc                              0.312234                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.312234                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           289401      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49532808     54.63%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 467      0.00%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73607      0.08%     55.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3665918      4.04%     59.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             177974      0.20%     59.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37436      0.04%     59.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445268      3.80%     63.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4279041      4.72%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2794847      3.08%     70.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586978      3.96%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12447657     13.73%     88.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10341665     11.41%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90673259                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               34773589                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           69909461                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     30634929                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          45945109                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     433856                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004785                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  31362      7.23%      7.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      7.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      7.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      7.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   23      0.01%      7.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  267      0.06%      7.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1548      0.36%      7.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14782      3.41%     11.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              271788     62.64%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 95751     22.07%     95.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1720      0.40%     96.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13496      3.11%     99.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3117      0.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56044125                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345956027                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     54943558                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72109030                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95352240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90673259                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             493576                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22207491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           730449                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         90130                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9310309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233354665                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.388564                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.741479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171805286     73.62%     73.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38291249     16.41%     90.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18296276      7.84%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4393183      1.88%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             376014      0.16%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              94418      0.04%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65941      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20267      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12031      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233354665                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.385402                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4166698                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3513412                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            14908992                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14108401                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11867626                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7065890                       # number of misc regfile writes
system.cpu1.numCycles                       235269474                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9434856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               75365299                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38198741                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5096896                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36846334                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18802824                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               183634                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            164262034                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             108440662                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61994924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47794462                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30948297                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3457126                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50554945                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                23796183                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44158190                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       120103844                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      19336499                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            104347                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22257029                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        105145                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   323701169                       # The number of ROB reads
system.cpu1.rob.rob_writes                  196990329                       # The number of ROB writes
system.cpu1.timesIdled                          27023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4483259                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                88709                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4826668                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                130                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                127012                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4664006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9281845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47068                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3519323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3263709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7037816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3310777                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4283792                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2420823                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2197536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6071                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3343                       # Transaction distribution
system.membus.trans_dist::ReadExReq            370217                       # Transaction distribution
system.membus.trans_dist::ReadExResp           370181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4283799                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13935818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13935818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    452786944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               452786944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7650                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4663486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4663486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4663486                       # Request fanout histogram
system.membus.respLayer1.occupancy        23962879086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20075798750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   122387692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   122387692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                788                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          394                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2036888.324873                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5490927.831024                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     50277000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            394                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   121585158500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    802534000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22688408                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22688408                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22688408                       # number of overall hits
system.cpu0.icache.overall_hits::total       22688408                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73701                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73701                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73701                       # number of overall misses
system.cpu0.icache.overall_misses::total        73701                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4134576494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4134576494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4134576494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4134576494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22762109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22762109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22762109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22762109                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003238                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003238                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56099.326929                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56099.326929                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56099.326929                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56099.326929                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2150                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.395833                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        68259                       # number of writebacks
system.cpu0.icache.writebacks::total            68259                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5436                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5436                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5436                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5436                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        68265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        68265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        68265                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        68265                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3799069994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3799069994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3799069994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3799069994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002999                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002999                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 55651.798052                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55651.798052                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 55651.798052                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55651.798052                       # average overall mshr miss latency
system.cpu0.icache.replacements                 68259                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22688408                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22688408                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73701                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73701                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4134576494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4134576494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22762109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22762109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56099.326929                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56099.326929                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5436                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5436                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        68265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        68265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3799069994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3799069994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 55651.798052                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55651.798052                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22756896                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            68296                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           333.209793                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999971                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45592482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45592482                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16355866                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16355866                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16355866                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16355866                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11966586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11966586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11966586                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11966586                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 774661322645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 774661322645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 774661322645                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 774661322645                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28322452                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28322452                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28322452                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28322452                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.422512                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.422512                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.422512                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.422512                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64735.365847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64735.365847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64735.365847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64735.365847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     31165514                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          672                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           481304                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.752244                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1727945                       # number of writebacks
system.cpu0.dcache.writebacks::total          1727945                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10261593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10261593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10261593                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10261593                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1704993                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1704993                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1704993                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1704993                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 133367133930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 133367133930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 133367133930                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 133367133930                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060199                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060199                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060199                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060199                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78221.514065                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78221.514065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78221.514065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78221.514065                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1727945                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11512477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11512477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2672402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2672402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 154442460500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 154442460500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14184879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14184879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.188398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.188398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57791.627345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57791.627345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1900989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1900989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       771413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       771413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  55246465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  55246465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.054383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71617.233570                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71617.233570                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4843389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4843389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9294184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9294184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 620218862145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 620218862145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137573                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137573                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.657410                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.657410                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66731.932803                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66731.932803                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8360604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8360604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933580                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933580                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78120668930                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78120668930                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83678.601652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83678.601652                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71902                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71902                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          969                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          969                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42306500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42306500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43659.958720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43659.958720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          538                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          538                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          431                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          431                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005915                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005915                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14148.491879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14148.491879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69856                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69856                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1835                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1835                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12460500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12460500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6790.463215                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6790.463215                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     10645500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10645500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025568                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025568                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       277500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       277500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       259500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       259500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2944393849                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2944393849                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41649                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41649                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763068                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763068                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92646.356282                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92646.356282                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2912609349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2912609349                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.762755                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.762755                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91683.749339                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91683.749339                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950418                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18248151                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1734056                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.523392                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950418                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         58751350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        58751350                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               32410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              493751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              485252                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1027647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              32410                       # number of overall hits
system.l2.overall_hits::.cpu0.data             493751                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16234                       # number of overall hits
system.l2.overall_hits::.cpu1.data             485252                       # number of overall hits
system.l2.overall_hits::total                 1027647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1232757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1193659                       # number of demand (read+write) misses
system.l2.demand_misses::total                2476840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35854                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1232757                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14570                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1193659                       # number of overall misses
system.l2.overall_misses::total               2476840                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3339038485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127877170274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1426004981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 124632703319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     257274917059                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3339038485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127877170274                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1426004981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 124632703319                       # number of overall miss cycles
system.l2.overall_miss_latency::total    257274917059                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           68264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1726508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3504487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          68264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1726508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3504487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.525226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.714018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.472991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.710972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.525226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.714018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.472991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.710972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93128.757879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103732.666109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97872.682292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104412.318191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103872.239248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93128.757879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103732.666109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97872.682292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104412.318191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103872.239248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             518105                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21543                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.049807                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2476551                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2420823                       # number of writebacks
system.l2.writebacks::total                   2420823                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         624084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         599498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1224700                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        624084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        599498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1224700                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       608673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       594161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1252140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       608673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       594161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3435712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4687852                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2940754989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69232373281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1253321984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68043694326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141470144580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2940754989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69232373281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1253321984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68043694326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 353077585076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 494547729656                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.515733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.352546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.457733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.353897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.357296                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.515733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.352546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.457733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.353897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.337671                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83529.937766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113743.131831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88888.083972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114520.633845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112982.689300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83529.937766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113743.131831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88888.083972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114520.633845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102766.933048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105495.593644                       # average overall mshr miss latency
system.l2.replacements                        7867313                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2451085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       994238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           994238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       994238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       994238                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3435712                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3435712                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 353077585076                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 353077585076                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102766.933048                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102766.933048                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  371                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           685                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1498                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1890000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2431000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4321000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1006                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.793743                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.808151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.801498                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2759.124088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2990.159902                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2884.512684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          684                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13664999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16209995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     29874994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.792584                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.808151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19978.068713                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19938.493235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19956.575818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              282                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1444500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       538500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1983000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            475                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.650862                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.539095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.593684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9566.225166                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4110.687023                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7031.914894                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          130                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          281                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3037500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2624000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5661500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.650862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.534979                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.591579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.894040                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20184.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20147.686833                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           165265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           163000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                328265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         795059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         758178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1553237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77431317791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74745710295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152177028086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       960324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1881502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.827907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.823053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97390.656280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98585.965690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97974.119910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       617776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       586888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1204664                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       177283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       171290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         348573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  23599179293                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  23079216299                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46678395592                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.184607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.185947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133115.861605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 134737.674698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133912.826272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         32410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3339038485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1426004981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4765043466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        68264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          99068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.525226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.472991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93128.757879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97872.682292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94499.513446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          648                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35206                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2940754989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1253321984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4194076973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.515733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.457733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.497699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83529.937766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88888.083972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85062.202835                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       328486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       322252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            650738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       437698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       435481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          873179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50445852483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49886993024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100332845507                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       766184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.571270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.574716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.572983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115252.645621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114556.072536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114905.243377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12610                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18918                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       431390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       422871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       854261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45633193988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44964478027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  90597672015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.563037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.558074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.560569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105781.761255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106331.429743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106053.854753                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          215                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             229                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8952500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       201000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9153500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          249                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           271                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.863454                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.845018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 41639.534884                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14357.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39971.615721                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          172                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          180                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       899493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1015493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.172691                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.180812                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20918.441860                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20724.346939                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999976                       # Cycle average of tags in use
system.l2.tags.total_refs                     9127884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7867592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.160188                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.624992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.263916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.400129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.095177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.889814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.725947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.369141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.068752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.495718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63487000                       # Number of tag accesses
system.l2.tags.data_accesses                 63487000                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2253248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      39669952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        902464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38716288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    216312448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          297854400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2253248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       902464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3155712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    154932672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       154932672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         619843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         604942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3379882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4653975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2420823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2420823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18410740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        324133507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7373813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        316341351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1767436280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2433695692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18410740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7373813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25784553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1265917094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1265917094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1265917094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18410740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       324133507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7373813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       316341351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1767436280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3699612786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2418520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    614961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    601312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3377422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004476382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7659325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2286107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4653980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2420823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4653980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2420823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10981                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2303                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            277147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            282033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            310749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            321798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            318370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            327620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            292704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            270577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            271731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           273508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           276238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           324989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           273685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           277617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 246572143980                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23214995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            333628375230                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53106.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71856.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3748946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2139368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4653980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2420823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  465156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  526857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  643901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  514032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  339839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  294013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  243909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  204908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  191804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 189108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 307632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 239112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  98286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  43756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 143533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 195433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 285125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 186642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 168730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1173213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.213870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.912250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.717475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210947     17.98%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       570754     48.65%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52427      4.47%     71.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28877      2.46%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9297      0.79%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6673      0.57%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5782      0.49%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8224      0.70%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       280232     23.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1173213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.585927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.962228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.489551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       146975     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.453552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.420227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.102313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           122331     83.22%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1387      0.94%     84.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11406      7.76%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7350      5.00%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3004      2.04%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              928      0.63%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              364      0.25%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              192      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              297151936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  702784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154785536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               297854720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154932672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2427.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1264.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2433.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1265.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  122387692000                       # Total gap between requests
system.mem_ctrls.avgGap                      17299.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2252992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39357504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       902464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38483968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    216155008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154785536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18408648.402289304882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 321580570.693413436413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7373813.343200338073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 314443120.986205339432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1766149876.549065589905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1264714881.359496116638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       619843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       604942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3379886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2420823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1475548872                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43515898272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    662730197                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42934458771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 245039739118                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3202483495789                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41909.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70204.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46998.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70972.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72499.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1322890.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3988082700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2119723815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15958428360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6251012640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9661526160.000582                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52469138970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2812335840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       93260248485.004639                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        762.006756                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6328616856                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4086940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111972135644                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4388629560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2332619520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17192563080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6373682640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9661526160.000582                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52462041330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2818312800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       95229375090.004639                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        778.096009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6363699968                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4086940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 111937052532                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1160                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8181147.160069                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42533793.496216                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    745522500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117634446000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4753246500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21246983                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21246983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21246983                       # number of overall hits
system.cpu1.icache.overall_hits::total       21246983                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33065                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33065                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33065                       # number of overall misses
system.cpu1.icache.overall_misses::total        33065                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1810793500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1810793500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1810793500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1810793500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21280048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21280048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21280048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21280048                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001554                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54764.660517                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54764.660517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54764.660517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54764.660517                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1527                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.153846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30804                       # number of writebacks
system.cpu1.icache.writebacks::total            30804                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2261                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2261                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30804                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30804                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30804                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30804                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1654654500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1654654500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1654654500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1654654500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001448                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001448                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001448                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001448                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53715.572653                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53715.572653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53715.572653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53715.572653                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30804                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21246983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21246983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33065                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33065                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1810793500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1810793500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21280048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21280048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54764.660517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54764.660517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2261                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2261                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30804                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30804                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1654654500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1654654500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53715.572653                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53715.572653                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23035197                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30836                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           747.022863                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42590900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42590900                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16242214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16242214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16242214                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16242214                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11624126                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11624126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11624126                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11624126                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 754969373213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 754969373213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 754969373213                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 754969373213                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     27866340                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27866340                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     27866340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27866340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417139                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64948.485005                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64948.485005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64948.485005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64948.485005                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     30007926                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          322                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           451153                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.513857                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1678131                       # number of writebacks
system.cpu1.dcache.writebacks::total          1678131                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9968627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9968627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9968627                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9968627                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655499                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655499                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 129885483150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 129885483150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 129885483150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 129885483150                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059409                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059409                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78456.998857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78456.998857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78456.998857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78456.998857                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1678131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11463009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11463009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2610402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2610402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 150931047000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 150931047000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14073411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14073411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.185485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.185485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57819.081889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57819.081889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1848437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1848437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       761965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       761965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  54584844500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54584844500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.054142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71636.944610                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71636.944610                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4779205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4779205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9013724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9013724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 604038326213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 604038326213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13792929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13792929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.653503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.653503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67013.181923                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67013.181923                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8120190                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8120190                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893534                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893534                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75300638650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75300638650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84272.829741                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84272.829741                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73017                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73017                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          751                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          751                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29073500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29073500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38713.049268                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38713.049268                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37556.179775                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37556.179775                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1737                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1737                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     11786500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     11786500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72535                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72535                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.023947                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.023947                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6785.549799                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6785.549799                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1735                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1735                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10065500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10065500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.023919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5801.440922                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5801.440922                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       251500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       251500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9364                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9364                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32108                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32108                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2969974345                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2969974345                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41472                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41472                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.774209                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.774209                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92499.512427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92499.512427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32104                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32104                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2937866345                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2937866345                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.774113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.774113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91510.912815                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91510.912815                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.854784                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18090212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1685150                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.735075                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.854784                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57793351                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57793351                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 122387692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1633523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4871908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1054053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5446490                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5426383                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6422                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3536                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9958                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1884387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1884387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         99069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          271                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       204787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5194853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5048360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10540412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8737408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    221084928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3942912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214850688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448615936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13314768                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155793984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16823836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.204626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.410310                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13428334     79.82%     79.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3348421     19.90%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47068      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16823836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7026279025                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2605091462                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102651987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2531987351                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46420070                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
