Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section1_behav xil_defaultlib.test_section1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 22 for port in [C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sources_1/imports/new/section1.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux3to1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.section1
Compiling module xil_defaultlib.test_section1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section1_behav
