Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue May  9 22:52:23 2023
| Host             : n-62-30-2 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command          : report_power -file PWF_power_routed.rpt -pb PWF_power_summary_routed.pb -rpx PWF_power_routed.rpx
| Design           : PWF
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.108        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.011        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      700 |       --- |             --- |
|   LUT as Logic |    <0.001 |      286 |     63400 |            0.45 |
|   Register     |    <0.001 |      307 |    126800 |            0.24 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   CARRY4       |    <0.001 |       11 |     15850 |            0.07 |
|   F7/F8 Muxes  |    <0.001 |       28 |     63400 |            0.04 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |    <0.001 |      602 |       --- |             --- |
| Block RAM      |    <0.001 |      0.5 |       135 |            0.37 |
| I/O            |     0.010 |       38 |       210 |           18.10 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.108 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.001 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | CLK    |            50.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| PWF                         |     0.011 |
|   DataPathComp              |    <0.001 |
|     RegFile                 |    <0.001 |
|       U1                    |    <0.001 |
|         U2[0].U2_gen        |    <0.001 |
|         U2[1].U2_gen        |    <0.001 |
|         U2[2].U2_gen        |    <0.001 |
|         U2[3].U2_gen        |    <0.001 |
|       U2                    |    <0.001 |
|         R0_gen[0].UR0_gen   |    <0.001 |
|         R0_gen[1].UR0_gen   |    <0.001 |
|         R0_gen[2].UR0_gen   |    <0.001 |
|         R0_gen[3].UR0_gen   |    <0.001 |
|         R0_gen[4].UR0_gen   |    <0.001 |
|         R0_gen[5].UR0_gen   |    <0.001 |
|         R0_gen[6].UR0_gen   |    <0.001 |
|         R0_gen[7].UR0_gen   |    <0.001 |
|         R10_gen[0].UR10_gen |    <0.001 |
|         R10_gen[1].UR10_gen |    <0.001 |
|         R10_gen[2].UR10_gen |    <0.001 |
|         R10_gen[3].UR10_gen |    <0.001 |
|         R10_gen[4].UR10_gen |    <0.001 |
|         R10_gen[5].UR10_gen |    <0.001 |
|         R10_gen[6].UR10_gen |    <0.001 |
|         R10_gen[7].UR10_gen |    <0.001 |
|         R11_gen[0].UR11_gen |    <0.001 |
|         R11_gen[1].UR11_gen |    <0.001 |
|         R11_gen[2].UR11_gen |    <0.001 |
|         R11_gen[3].UR11_gen |    <0.001 |
|         R11_gen[4].UR11_gen |    <0.001 |
|         R11_gen[5].UR11_gen |    <0.001 |
|         R11_gen[6].UR11_gen |    <0.001 |
|         R11_gen[7].UR11_gen |    <0.001 |
|         R12_gen[0].UR12_gen |    <0.001 |
|         R12_gen[1].UR12_gen |    <0.001 |
|         R12_gen[2].UR12_gen |    <0.001 |
|         R12_gen[3].UR12_gen |    <0.001 |
|         R12_gen[4].UR12_gen |    <0.001 |
|         R12_gen[5].UR12_gen |    <0.001 |
|         R12_gen[6].UR12_gen |    <0.001 |
|         R12_gen[7].UR12_gen |    <0.001 |
|         R13_gen[0].UR13_gen |    <0.001 |
|         R13_gen[1].UR13_gen |    <0.001 |
|         R13_gen[2].UR13_gen |    <0.001 |
|         R13_gen[3].UR13_gen |    <0.001 |
|         R13_gen[4].UR13_gen |    <0.001 |
|         R13_gen[5].UR13_gen |    <0.001 |
|         R13_gen[6].UR13_gen |    <0.001 |
|         R13_gen[7].UR13_gen |    <0.001 |
|         R14_gen[0].UR14_gen |    <0.001 |
|         R14_gen[1].UR14_gen |    <0.001 |
|         R14_gen[2].UR14_gen |    <0.001 |
|         R14_gen[3].UR14_gen |    <0.001 |
|         R14_gen[4].UR14_gen |    <0.001 |
|         R14_gen[5].UR14_gen |    <0.001 |
|         R14_gen[6].UR14_gen |    <0.001 |
|         R14_gen[7].UR14_gen |    <0.001 |
|         R15_gen[0].UR15_gen |    <0.001 |
|         R15_gen[1].UR15_gen |    <0.001 |
|         R15_gen[2].UR15_gen |    <0.001 |
|         R15_gen[3].UR15_gen |    <0.001 |
|         R15_gen[4].UR15_gen |    <0.001 |
|         R15_gen[5].UR15_gen |    <0.001 |
|         R15_gen[6].UR15_gen |    <0.001 |
|         R15_gen[7].UR15_gen |    <0.001 |
|         R1_gen[0].UR1_gen   |    <0.001 |
|         R1_gen[1].UR1_gen   |    <0.001 |
|         R1_gen[2].UR1_gen   |    <0.001 |
|         R1_gen[3].UR1_gen   |    <0.001 |
|         R1_gen[4].UR1_gen   |    <0.001 |
|         R1_gen[5].UR1_gen   |    <0.001 |
|         R1_gen[6].UR1_gen   |    <0.001 |
|         R1_gen[7].UR1_gen   |    <0.001 |
|         R2_gen[0].UR2_gen   |    <0.001 |
|         R2_gen[1].UR2_gen   |    <0.001 |
|         R2_gen[2].UR2_gen   |    <0.001 |
|         R2_gen[3].UR2_gen   |    <0.001 |
|         R2_gen[4].UR2_gen   |    <0.001 |
|         R2_gen[5].UR2_gen   |    <0.001 |
|         R2_gen[6].UR2_gen   |    <0.001 |
|         R2_gen[7].UR2_gen   |    <0.001 |
|         R3_gen[0].UR3_gen   |    <0.001 |
|         R3_gen[1].UR3_gen   |    <0.001 |
|         R3_gen[2].UR3_gen   |    <0.001 |
|         R3_gen[3].UR3_gen   |    <0.001 |
|         R3_gen[4].UR3_gen   |    <0.001 |
|         R3_gen[5].UR3_gen   |    <0.001 |
|         R3_gen[6].UR3_gen   |    <0.001 |
|         R3_gen[7].UR3_gen   |    <0.001 |
|         R4_gen[0].UR4_gen   |    <0.001 |
|         R4_gen[1].UR4_gen   |    <0.001 |
|         R4_gen[2].UR4_gen   |    <0.001 |
|         R4_gen[3].UR4_gen   |    <0.001 |
|         R4_gen[4].UR4_gen   |    <0.001 |
|         R4_gen[5].UR4_gen   |    <0.001 |
|         R4_gen[6].UR4_gen   |    <0.001 |
|         R4_gen[7].UR4_gen   |    <0.001 |
|         R5_gen[0].UR5_gen   |    <0.001 |
|         R5_gen[1].UR5_gen   |    <0.001 |
|         R5_gen[2].UR5_gen   |    <0.001 |
|         R5_gen[3].UR5_gen   |    <0.001 |
|         R5_gen[4].UR5_gen   |    <0.001 |
|         R5_gen[5].UR5_gen   |    <0.001 |
|         R5_gen[6].UR5_gen   |    <0.001 |
|         R5_gen[7].UR5_gen   |    <0.001 |
|         R6_gen[0].UR6_gen   |    <0.001 |
|         R6_gen[1].UR6_gen   |    <0.001 |
|         R6_gen[2].UR6_gen   |    <0.001 |
|         R6_gen[3].UR6_gen   |    <0.001 |
|         R6_gen[4].UR6_gen   |    <0.001 |
|         R6_gen[5].UR6_gen   |    <0.001 |
|         R6_gen[6].UR6_gen   |    <0.001 |
|         R6_gen[7].UR6_gen   |    <0.001 |
|         R7_gen[0].UR7_gen   |    <0.001 |
|         R7_gen[1].UR7_gen   |    <0.001 |
|         R7_gen[2].UR7_gen   |    <0.001 |
|         R7_gen[3].UR7_gen   |    <0.001 |
|         R7_gen[4].UR7_gen   |    <0.001 |
|         R7_gen[5].UR7_gen   |    <0.001 |
|         R7_gen[6].UR7_gen   |    <0.001 |
|         R7_gen[7].UR7_gen   |    <0.001 |
|         R8_gen[0].UR8_gen   |    <0.001 |
|         R8_gen[1].UR8_gen   |    <0.001 |
|         R8_gen[2].UR8_gen   |    <0.001 |
|         R8_gen[3].UR8_gen   |    <0.001 |
|         R8_gen[4].UR8_gen   |    <0.001 |
|         R8_gen[5].UR8_gen   |    <0.001 |
|         R8_gen[6].UR8_gen   |    <0.001 |
|         R8_gen[7].UR8_gen   |    <0.001 |
|         R9_gen[0].UR9_gen   |    <0.001 |
|         R9_gen[1].UR9_gen   |    <0.001 |
|         R9_gen[2].UR9_gen   |    <0.001 |
|         R9_gen[3].UR9_gen   |    <0.001 |
|         R9_gen[4].UR9_gen   |    <0.001 |
|         R9_gen[5].UR9_gen   |    <0.001 |
|         R9_gen[6].UR9_gen   |    <0.001 |
|         R9_gen[7].UR9_gen   |    <0.001 |
|   DisplayClock              |    <0.001 |
|   MPC                       |    <0.001 |
|     InstDecCont             |    <0.001 |
|     InstReg                 |    <0.001 |
|     ProgCount               |    <0.001 |
|   Port_Register             |    <0.001 |
|   RAM                       |    <0.001 |
|     BRAM_SINGLE_MACRO_inst  |    <0.001 |
|   SevenSeg                  |    <0.001 |
+-----------------------------+-----------+


