Processing: -cd memories read_two_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l read_two_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories no_implicit_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l no_implicit_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories simple_sram_byte_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simple_sram_byte_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories amber23_sram_byte_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l amber23_sram_byte_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories firrtl_938.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l firrtl_938.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories implicit_en.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l implicit_en.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories shared_ports.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shared_ports.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories issue00710.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l issue00710.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd memories issue00335.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l issue00335.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_syn_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_syn_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_decoder_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_decoder_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_dff_async_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_dff_async_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_blocking.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_blocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_v2k_reg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_v2k_reg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_flip_flop.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_flip_flop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_2to4_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_2to4_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_bitwise.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_bitwise.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_gray_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_gray_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_which_clock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_which_clock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_explicit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_explicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_dff_sync_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_dff_sync_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_first_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_first_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_lfsr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_lfsr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_first_counter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_first_counter_tb.v.log
[ERR:PP0102] code_verilog_tutorial_first_counter_tb.v:9:16: Unknown macro "outfile".

[SNT:PA0207] code_verilog_tutorial_first_counter_tb.v:9:16: Syntax error: no viable alternative at input 'module testbench();\n// Declare inputs as regs and outputs as wires\nreg clock = 1, reset = 0, enable = 0;\nwire [3:0] counter_out;\ninteger file;\n\n// Initialize all variables\ninitial begin        \n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ./slpp_all/work/./code_verilog_tutorial_first_counter_tb.v:9:16:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_tff_async_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_tff_async_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_d_latch_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_d_latch_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_lfsr_updown.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_lfsr_updown.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_tff_sync_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_tff_sync_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_cam.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_cam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_reg_combo_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_reg_combo_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_uart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_uart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_fsm_full_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_fsm_full_tb.v.log
[ERR:PP0102] code_verilog_tutorial_fsm_full_tb.v:10:16: Unknown macro "outfile".

[SNT:PA0207] code_verilog_tutorial_fsm_full_tb.v:10:16: Syntax error: no viable alternative at input 'module testbench();\nreg clock = 0 , reset ;\nreg req_0 , req_1 ,  req_2 , req_3; \nwire gnt_0 , gnt_1 , gnt_2 , gnt_3 ;\ninteger file;\n\ninitial begin\n  // $dumpfile("testbench.vcd");\n  // $dumpvars(0, testbench);\n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ./slpp_all/work/./code_verilog_tutorial_fsm_full_tb.v:10:16:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_escape_id.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_escape_id.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_n_out_primitive.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_n_out_primitive.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_d_ff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_d_ff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_down_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_down_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_reg_seq_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_reg_seq_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_decoder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_pri_encoder_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_pri_encoder_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_nonblocking.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_nonblocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_tri_buf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_tri_buf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_one_hot_cnt.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_one_hot_cnt.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_half_adder_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_half_adder_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_always_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_always_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_full_adder_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_full_adder_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_decoder_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_decoder_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_comment.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_comment.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_arbiter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_arbiter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_multiply.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_multiply.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_mux_21.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_mux_21.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_bus_con.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_bus_con.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_counter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_counter_tb.v.log
[ERR:PP0102] code_verilog_tutorial_counter_tb.v:34:15: Unknown macro "outfile".

[SNT:PA0207] code_verilog_tutorial_counter_tb.v:34:14: Syntax error: mismatched input '(' expecting ';',
 file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
              ^-- ./slpp_all/work/./code_verilog_tutorial_counter_tb.v:34:14:.

[ERR:PA0203] code_verilog_tutorial_counter_tb.v:34: Unknown macro "outfile".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_specman_switch_fabric.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_specman_switch_fabric.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_asyn_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_asyn_reset.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_simple_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_simple_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_good_code.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_good_code.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_clk_div_45.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_clk_div_45.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_fsm_full.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_fsm_full.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_serial_crc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_serial_crc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_counter_load.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_counter_load.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_simple_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_simple_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_d_ff_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_d_ff_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_parity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_parity.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_mux_2to1_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_mux_2to1_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_assign.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parity_using_function.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parity_using_function.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_wire_example.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_wire_example.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_clk_div.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_clk_div.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_addbit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_addbit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_GrayCounter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_GrayCounter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_rom_using_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_rom_using_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_task_global.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_task_global.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_tidbits_fsm_using_single_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_tidbits_fsm_using_single_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_up_counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_up_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_parallel_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_parallel_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_parallel_crc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_parallel_crc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_4to2_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_4to2_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_arbiter_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_arbiter_tb.v.log
[ERR:PP0102] code_hdl_models_arbiter_tb.v:22:16: Unknown macro "outfile".

[SNT:PA0207] code_hdl_models_arbiter_tb.v:22:16: Syntax error: no viable alternative at input 'module testbench ();\n\nreg             clk = 0;\nreg             rst = 1;\nreg             req3 = 0;\nreg             req2 = 0;\nreg             req1 = 0;\nreg             req0 = 0;\nwire            gnt3;   \nwire            gnt2;   \nwire            gnt1;   \nwire            gnt0;  \n\n// Clock generator\nalways #1 clk = ~clk;\ninteger file;\n\nalways @(posedge clk)\n  $fdisplay(file, "%b", {gnt3, gnt2, gnt1, gnt0});\n\ninitial begin\n  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!!',
  file = $fopen(SURELOG_MACRO_NOT_DEFINED:outfile!!! );
                ^-- ./slpp_all/work/./code_hdl_models_arbiter_tb.v:22:16:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_full_subtracter_gates.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_full_subtracter_gates.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_verilog_tutorial_if_else.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_verilog_tutorial_if_else.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd asicworld code_hdl_models_encoder_using_if.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l code_hdl_models_encoder_using_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd proc bug_1268.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bug_1268.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_extend.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_extend.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_cat_multiuser.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_cat_multiuser.v.log
[SNT:PA0207] opt_share_cat_multiuser.v:8:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ./slpp_all/work/./opt_share_cat_multiuser.v:8:2:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_expr_cmp.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_expr_cmp.v.log
[SNT:PA0207] opt_expr_cmp.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./opt_expr_cmp.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_part.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_part.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_add_sub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_add_sub.v.log
[SNT:PA0207] opt_share_add_sub.v:6:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ./slpp_all/work/./opt_share_add_sub.v:6:2:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_diff_port_widths.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_diff_port_widths.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_cat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_cat.v.log
[SNT:PA0207] opt_share_cat.v:8:2: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
  );
  ^-- ./slpp_all/work/./opt_share_cat.v:8:2:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_cat_multipart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_cat_multipart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_multipart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_multipart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_lut.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_lut.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_mux_tree.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_mux_tree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_rmdff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_rmdff.v.log
[WRN:EL0500] opt_rmdff.v:2: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:4: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:5: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:6: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:8: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:9: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:10: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:12: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:14: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_PP_".

[WRN:EL0500] opt_rmdff.v:16: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_PP_".

[WRN:EL0500] opt_rmdff.v:17: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_PP_".

[WRN:EL0500] opt_rmdff.v:18: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_PP_".

[WRN:EL0500] opt_rmdff.v:20: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_PP_".

[WRN:EL0500] opt_rmdff.v:22: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_NN_".

[WRN:EL0500] opt_rmdff.v:24: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_NN_".

[WRN:EL0500] opt_rmdff.v:25: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_NN_".

[WRN:EL0500] opt_rmdff.v:26: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_NN_".

[WRN:EL0500] opt_rmdff.v:28: Cannot find a module definition for "work@opt_rmdff_test::$_DFFE_NN_".

[WRN:EL0500] opt_rmdff.v:30: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:32: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:33: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:35: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:39: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:41: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:43: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:44: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:45: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:46: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0500] opt_rmdff.v:48: Cannot find a module definition for "work@opt_rmdff_test::$dffe".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 29.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 31
[   NOTE] : 0
Processing: -cd opt opt_rmdff_sat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_rmdff_sat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd opt opt_share_large_pmux_cat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l opt_share_large_pmux_cat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd liberty small.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l small.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_parser.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_parser.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_seq.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_seq.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_sop.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_sop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_always.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_always.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_parse2synthtrans.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_parse2synthtrans.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_nand.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_nand.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_or.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_or.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana hana_vlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hana_vlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_nor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_nor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_inc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_and.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_and.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_xor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_intermout.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_intermout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_buffer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_buffer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_techmap_tech.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_techmap_tech.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_vlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_vlib.v.log
[WRN:EL0500] test_simulation_vlib.v:9: Cannot find a module definition for "work@f1_test::BUF".

[WRN:EL0500] test_simulation_vlib.v:11: Cannot find a module definition for "work@f1_test::DIV1".

[WRN:EL0500] test_simulation_vlib.v:38: Cannot find a module definition for "work@f2_test::AND2".

[WRN:EL0500] test_simulation_vlib.v:40: Cannot find a module definition for "work@f2_test::AND2".

[WRN:EL0500] test_simulation_vlib.v:42: Cannot find a module definition for "work@f2_test::AND2".

[WRN:EL0500] test_simulation_vlib.v:44: Cannot find a module definition for "work@f2_test::AND2".

[WRN:EL0500] test_simulation_vlib.v:46: Cannot find a module definition for "work@f2_test::BUF".

[WRN:EL0500] test_simulation_vlib.v:47: Cannot find a module definition for "work@f2_test::BUF".

[WRN:EL0500] test_simulation_vlib.v:49: Cannot find a module definition for "work@f2_test::BUF".

[WRN:EL0500] test_simulation_vlib.v:51: Cannot find a module definition for "work@f2_test::BUF".

[WRN:EL0500] test_simulation_vlib.v:52: Cannot find a module definition for "work@f2_test::MUX2".

[WRN:EL0500] test_simulation_vlib.v:54: Cannot find a module definition for "work@f2_test::MUX2".

[WRN:EL0500] test_simulation_vlib.v:57: Cannot find a module definition for "work@f2_test::FF".

[WRN:EL0500] test_simulation_vlib.v:58: Cannot find a module definition for "work@f2_test::VCC".

[WRN:EL0500] test_simulation_vlib.v:60: Cannot find a module definition for "work@f2_test::VCC".

[WRN:EL0500] test_simulation_vlib.v:61: Cannot find a module definition for "work@f2_test::VCC".

[WRN:EL0500] test_simulation_vlib.v:63: Cannot find a module definition for "work@f2_test::VCC".

[WRN:EL0512] Nb undefined modules: 7.

[WRN:EL0513] Nb undefined instances: 17.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 0
Processing: -cd hana test_simulation_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_xnor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_xnor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_techmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_techmap.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd hana test_simulation_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test_simulation_decoder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err11.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err11.v.log
[SNT:PA0207] syntax_err11.v:2:18: Syntax error: extraneous input 'real' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
parameter integer real x=0;
                  ^-- ./slpp_all/work/./syntax_err11.v:2:18:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err07.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err07.v.log
[SNT:PA0207] syntax_err07.v:4:14: Syntax error: extraneous input '55' expecting ';',
assign y = (4)55;
              ^-- ./slpp_all/work/./syntax_err07.v:4:14:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err13.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err13.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err02.v.log
[SNT:PA0207] syntax_err02.v:3:16: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
  input integer [3:0]x
                ^-- ./slpp_all/work/./syntax_err02.v:3:16:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err10.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err10.v.log
[SNT:PA0207] syntax_err10.v:2:18: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
parameter integer [2:0]x=0;
                  ^-- ./slpp_all/work/./syntax_err10.v:2:18:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err05.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err05.v.log
[SNT:PA0207] syntax_err05.v:2: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
input x[2:0];
^-- ./slpp_all/work/./syntax_err05.v:2:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err06.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err06.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err01.v.log
[SNT:PA0207] syntax_err01.v:2:8: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
integer [31:0]w;
        ^-- ./slpp_all/work/./syntax_err01.v:2:8:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err09.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err09.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err08.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err08.v.log
[SNT:PA0207] syntax_err08.v:4:13: Syntax error: no viable alternative at input 'x 55',
assign y = x 55;
             ^-- ./slpp_all/work/./syntax_err08.v:4:13:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err04.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err04.v.log
[SNT:PA0207] syntax_err04.v:2:7: Syntax error: mismatched input ']' expecting ':',
wire [3]x;
       ^-- ./slpp_all/work/./syntax_err04.v:2:7:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err12.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err12.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd errors syntax_err03.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l syntax_err03.v.log
[SNT:PA0207] syntax_err03.v:3:10: Syntax error: mismatched input ']' expecting ':',
  input [3]x
          ^-- ./slpp_all/work/./syntax_err03.v:3:10:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface1_ref.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface1_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_ref.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_tb.v.log
[WRN:EL0500] svinterface_at_top_tb.v:21: Cannot find a module definition for "work@svinterface_at_top_tb::TopModule".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd svinterfaces svinterface1_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface1_tb.v.log
[WRN:EL0500] svinterface1_tb.v:15: Cannot find a module definition for "work@svinterface1_tb::TopModule".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_tb_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_tb_wrapper.v.log
[WRN:EL0500] svinterface_at_top_tb_wrapper.v:21: Cannot find a module definition for "work@svinterface_at_top_tb_wrapper::TopModule".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top_wrapper.v.log
[SNT:PA0207] svinterface_at_top_wrapper.v:26:5: Syntax error: token recognition error at: '\',
    .\interfaceInstanceAtTop.setting(interfaceInstanceAtTop_setting),
     ^-- ./slpp_all/work/./svinterface_at_top_wrapper.v:26:5:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various attrib05_port_conn.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib05_port_conn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various shregmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shregmap.v.log
[SNT:PA0207] shregmap.v:15:7: Syntax error: no viable alternative at input 'module $',
module $__SHREG_DFF_P_(input C, D, output Q);
       ^-- ./slpp_all/work/./shregmap.v:15:7:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various async.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l async.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various abc9.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l abc9.v.log
[WRN:EL0500] abc9.v:9: Cannot find a module definition for "work@abc9_test028::unknown".

[WRN:EL0500] abc9.v:10: Cannot find a module definition for "work@abc9_test028::unknown2".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd various muxpack.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l muxpack.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various pmux2shiftx.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pmux2shiftx.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various specify.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l specify.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various constmsk_test.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmsk_test.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various attrib07_func_call.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib07_func_call.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various constmsk_testmap.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmsk_testmap.v.log
[SNT:PA0207] constmsk_testmap.v:2:25: Syntax error: no viable alternative at input '(* techmap_celltype = "$reduce_or" *)\nmodule my_opt_reduce_or(..',
module my_opt_reduce_or(...);
                         ^-- ./slpp_all/work/./constmsk_testmap.v:2:25:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common counter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common adffs.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l adffs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common memory.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common add_sub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l add_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common mul.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul.v.log
[SNT:PA0207] mul.v:7: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ./slpp_all/work/./mul.v:7:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common latches.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l latches.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common tribuf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tribuf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/common dffs.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dffs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 dpram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dpram.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ice40 macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx macc_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc_tb.v.log
[SNT:PA0207] macc_tb.v:8:1: Syntax error: extraneous input 'output' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	output signed [SIZEOUT-1:0] REF_accum_out, accum_out;
 ^-- ./slpp_all/work/./macc_tb.v:8:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx xilinx_srl.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_srl.v.log
[SNT:PA0207] xilinx_srl.v:29:7: Syntax error: no viable alternative at input 'module $',
module $__XILINX_SHREG_(input C, D, E, input [1:0] L, output Q);
       ^-- ./slpp_all/work/./xilinx_srl.v:29:7:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/xilinx mul_unsigned.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_unsigned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 dpram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dpram.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd arch/ecp5 macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap recursive_map.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l recursive_map.v.log
[ERR:EL0506] No top level module in design.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap recursive.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l recursive.v.log
[WRN:EL0500] recursive.v:2: Cannot find a module definition for "work@top::sub".

[WRN:EL0500] recursive.v:7: Cannot find a module definition for "work@foo::sub".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_cells.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_cells.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_tb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_tb.v.log
[WRN:EL0500] mem_simple_4x1_tb.v:7: Cannot find a module definition for "work@tb::uut".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_map.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_map.v.log
[ERR:EL0507] mem_simple_4x1_map.v:111: Instantiation loop for "work@$__mem_4x1_generator",
             mem_simple_4x1_map.v:82: previous instantiation.

[ERR:EL0507] mem_simple_4x1_map.v:125: Instantiation loop for "work@$__mem_4x1_generator",
             mem_simple_4x1_map.v:82: previous instantiation.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd techmap mem_simple_4x1_uut.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_simple_4x1_uut.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd rpc design.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l design.v.log
[SNT:PA0207] design.v:7:1: Syntax error: no viable alternative at input 'python_inv #(\n\t  .width(4)\n\t) inv (\n\t\t.i(i),\n\t\t.o(o),\n\t)',
	);
 ^-- ./slpp_all/work/./design.v:7:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_not.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_not.v.log
[SNT:PA0207] map_not.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_not.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_xor.v.log
[SNT:PA0207] map_xor.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_xor.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_cmp.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_cmp.v.log
[SNT:PA0207] map_cmp.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_cmp.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_mux.v.log
[SNT:PA0207] map_mux.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_mux.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_and.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_and.v.log
[SNT:PA0207] map_and.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_and.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd lut map_or.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l map_or.v.log
[SNT:PA0207] map_or.v:1:12: Syntax error: no viable alternative at input 'module top(..',
module top(...);
            ^-- ./slpp_all/work/./map_or.v:1:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat expose_dff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l expose_dff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat share.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l share.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat initval.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l initval.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat counters.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counters.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat counters-repeat.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counters-repeat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat splice.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l splice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat asserts.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asserts.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat asserts_seq.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asserts_seq.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple forgen02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forgen02.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple param_attr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l param_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple operators.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l operators.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple multiplier.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiplier.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple muxtree.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l muxtree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib08_mod_inst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib08_mod_inst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple hierdefparam.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hierdefparam.v.log
[WRN:EL0515] hierdefparam.v:7: Defparam does not match any design object: "work@hierdefparam_top.foo.mod_a.bar[0].mod_b.addvalue".

[WRN:EL0515] hierdefparam.v:8: Defparam does not match any design object: "work@hierdefparam_top.foo.mod_a.bar[1].mod_b.addvalue".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd simple forgen01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forgen01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple mem_arst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem_arst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple loops.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l loops.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib06_operator_suffix.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib06_operator_suffix.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple realexpr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l realexpr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple sincos.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sincos.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib03_parameter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib03_parameter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple vloghammer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l vloghammer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple omsp_dbg_uart.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l omsp_dbg_uart.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple forloops.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l forloops.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple signedexpr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l signedexpr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple process.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l process.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple generate.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l generate.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple constpower.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constpower.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple dff_different_styles.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff_different_styles.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple values.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l values.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib04_net_var.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib04_net_var.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple dff_init.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple i2c_master_tests.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l i2c_master_tests.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple macros.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macros.v.log
[WRN:PP0113] macros.v:6:8: Unused macro argument "len".

[WRN:PP0103] macros.v:26: Undefining an unknown macro "X".

[WRN:PP0103] macros.v:30: Undefining an unknown macro "A".

[WRN:PP0103] macros.v:31: Undefining an unknown macro "B".

[WRN:PP0103] macros.v:39: Undefining an unknown macro "A".

[WRN:PP0103] macros.v:76: Undefining an unknown macro "A".

[WRN:PP0103] macros.v:142: Undefining an unknown macro "A".

[WRN:PP0103] macros.v:179: Undefining an unknown macro "A".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple specify.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l specify.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always03.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always03.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple memory.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple retime.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l retime.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple usb_phy_tests.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l usb_phy_tests.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple task_func.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l task_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple arraycells.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l arraycells.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple carryadd.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l carryadd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib09_case.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib09_case.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple graphtest.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l graphtest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple repwhile.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l repwhile.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib01_module.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib01_module.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple implicit_ports.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l implicit_ports.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple arrays01.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l arrays01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple constmuldivmod.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l constmuldivmod.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple scopes.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l scopes.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple aes_kexp128.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l aes_kexp128.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple partsel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l partsel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple hierarchy.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l hierarchy.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple always02.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l always02.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple wandwor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wandwor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple fiedler-cooley.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fiedler-cooley.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple undef_eqx_nex.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l undef_eqx_nex.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple paramods.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l paramods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple mem2reg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mem2reg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple rotate.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple localparam_attr.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l localparam_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple wreduce.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wreduce.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple subbytes.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l subbytes.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple attrib02_port_decl.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l attrib02_port_decl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic00.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic00.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic04.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic04.sv.log
[ERR:EL0506] No top level module in design.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic01.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic01.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva extnets.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l extnets.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva sva_not.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sva_not.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva counter.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l counter.sv.log
[ERR:UH0703] Internal Error: adding wrong object type (ref_obj) in a property_expr_group group!
.

[ERR:UH0700] counter.sv:16: Unsupported expression "<n<> u<263> t<Sequence_expr> p<274> c<262> s<267> l<16>> 	assert property (up ##1 up |=> cnt == $past(cnt, 2) + 8'd 2);
".

[ERR:UH0703] Internal Error: adding wrong object type (unsupported_expr) in a property_expr_group group!
.

[ERR:UH0700] counter.sv:21: Unsupported expression "<n<> u<348> t<Sequence_expr> p<359> c<347> s<352> l<21>> 	assert property (up ##1 down |=> cnt == $past(cnt, 2));
".

[ERR:UH0703] Internal Error: adding wrong object type (func_call) in a property_expr_group group!
.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic05.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic05.sv.log
[WRN:EL0500] basic05.sv:4: Cannot find a module definition for "work@top::demo".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd sva sva_throughout.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sva_throughout.sv.log
[ERR:UH0703] Internal Error: adding wrong object type (ref_obj) in a property_expr_group group!
.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic02.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic02.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva sva_range.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sva_range.sv.log
[ERR:UH0700] sva_range.sv:8: Unsupported expression "<n<> u<67> t<Property_expr> p<76> c<58> s<75> l<8>> 		a ##[*] b |=> c until d
".

[ERR:UH0703] Internal Error: adding wrong object type (unsupported_expr) in a property_expr_group group!
.

[ERR:UH0703] Internal Error: adding wrong object type (ref_obj) in a property_expr_group group!
.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sva basic03.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l basic03.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_memory_2.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_memory_2.sv.log
[SNT:PA0207] typedef_memory_2.sv:4:1: Syntax error: extraneous input '(' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	(nibble) mem[0:15];
 ^-- ./slpp_all/work/./typedef_memory_2.sv:4:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_param.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_param.sv.log
[SNT:PA0207] typedef_param.sv:9:9: Syntax error: extraneous input '(' expecting {'interface', 'virtual', 'class', 'type', 'enum', 'struct', 'union', 'string', 'chandle', 'event', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', DOLLAR_UNIT, 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
	typedef (int8_t) char_t;
         ^-- ./slpp_all/work/./typedef_param.sv:9:9:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_scopes.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_scopes.sv.log
[SNT:PA0207] typedef_scopes.sv:6:1: Syntax error: extraneous input '(' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	(outer_uint4_t) u4_i = 8'hA5;
 ^-- ./slpp_all/work/./typedef_scopes.sv:6:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_simple.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_simple.sv.log
[SNT:PA0207] typedef_simple.sv:6:9: Syntax error: extraneous input '(' expecting {'interface', 'virtual', 'class', 'type', 'enum', 'struct', 'union', 'string', 'chandle', 'event', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', DOLLAR_UNIT, 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
	typedef (int8_t) char_t;
         ^-- ./slpp_all/work/./typedef_simple.sv:6:9:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_memory.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_memory.sv.log
[SNT:PA0207] typedef_memory.sv:4:1: Syntax error: extraneous input '(' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
	(ram16x4_t) mem;
 ^-- ./slpp_all/work/./typedef_memory.sv:4:1:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svtypes typedef_package.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l typedef_package.sv.log
[SNT:PA0207] typedef_package.sv:7:12: Syntax error: no viable alternative at input '(* keep *) (',
	(* keep *) (pkg::uint8_t) a = 8'hAA;
            ^-- ./slpp_all/work/./typedef_package.sv:7:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface1.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface1.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd svinterfaces svinterface_at_top.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l svinterface_at_top.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various reg_wire_error.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l reg_wire_error.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd various elab_sys_tasks.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l elab_sys_tasks.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd sat sizebits.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sizebits.sv.log
[ERR:UH0703] Internal Error: adding wrong object type (constant) in a property_expr_group group!
.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple arrays02.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l arrays02.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple defvalue.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l defvalue.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processed 281 tests.
[  FATAL] : 0
[ SYNTAX] : 36
[  ERROR] : 19
[WARNING] : 83
[   NOTE] : 0

