

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 12:32:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%A_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %A" [src/EucHW_RC.cpp:5]   --->   Operation 11 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%B_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %B" [src/EucHW_RC.cpp:5]   --->   Operation 12 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%A_load_cast = zext i8 %A_read" [src/EucHW_RC.cpp:5]   --->   Operation 13 'zext' 'A_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i8 %B_read" [src/EucHW_RC.cpp:4]   --->   Operation 14 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%sub_ln4 = sub i9 %A_load_cast, i9 %zext_ln4" [src/EucHW_RC.cpp:4]   --->   Operation 15 'sub' 'sub_ln4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i9 %sub_ln4"   --->   Operation 16 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (4.35ns)   --->   "%mul_ln408 = mul i17 %sext_ln408, i17 %sext_ln408"   --->   Operation 17 'mul' 'mul_ln408' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %mul_ln408, i10 0"   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [9/9] (5.86ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 19 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 20 [8/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 20 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 21 [7/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 21 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 22 [6/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 22 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 23 [5/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 23 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 24 [4/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 24 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 25 [3/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 25 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 26 [2/9] (7.25ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 26 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/9] (6.50ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i27 %tmp" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 34 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i17 %p_Val2_s"   --->   Operation 35 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln7 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln346" [src/EucHW_RC.cpp:7]   --->   Operation 36 'write' 'write_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [src/EucHW_RC.cpp:8]   --->   Operation 37 'ret' 'ret_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.26ns
The critical path consists of the following:
	wire read operation ('A_read', src/EucHW_RC.cpp:5) on port 'A' (src/EucHW_RC.cpp:5) [11]  (0 ns)
	'sub' operation ('sub_ln4', src/EucHW_RC.cpp:4) [15]  (1.92 ns)
	'mul' operation ('mul_ln408') [17]  (4.35 ns)

 <State 2>: 5.86ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (5.86 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (7.26 ns)

 <State 10>: 6.5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [19]  (6.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
