{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 21:51:38 2017 " "Info: Processing started: Wed Jun 21 21:51:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.292 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 4.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.522 ns) + CELL(0.815 ns) 4.292 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(2.522 ns) + CELL(0.815 ns) = 4.292 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 41.24 % ) " "Info: Total cell delay = 1.770 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 58.76 % ) " "Info: Total interconnect delay = 2.522 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.312 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.522 ns) + CELL(0.835 ns) 4.312 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X11_Y1 8 " "Info: 2: + IC(2.522 ns) + CELL(0.835 ns) = 4.312 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 41.51 % ) " "Info: Total cell delay = 1.790 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 58.49 % ) " "Info: Total interconnect delay = 2.522 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT7 COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 10.656 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT7\" through register \"COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122\" is 10.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.562 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.666 ns) 3.562 ns COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 2 REG LCFF_X14_Y1_N3 4 " "Info: 2: + IC(1.941 ns) + CELL(0.666 ns) = 3.562 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 45.51 % ) " "Info: Total cell delay = 1.621 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 54.49 % ) " "Info: Total interconnect delay = 1.941 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.562 ns" { CLK {} CLK~combout {} COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.790 ns + Longest register pin " "Info: + Longest register to pin delay is 6.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 1 REG LCFF_X14_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.744 ns) + CELL(3.046 ns) 6.790 ns OUT7 2 PIN PIN_93 0 " "Info: 2: + IC(3.744 ns) + CELL(3.046 ns) = 6.790 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'OUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1528 -24 152 1544 "OUT7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 44.86 % ) " "Info: Total cell delay = 3.046 ns ( 44.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 55.14 % ) " "Info: Total interconnect delay = 3.744 ns ( 55.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} OUT7 {} } { 0.000ns 3.744ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.562 ns" { CLK {} CLK~combout {} COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.955ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} OUT7 {} } { 0.000ns 3.744ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 21:51:40 2017 " "Info: Processing ended: Wed Jun 21 21:51:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
