From 524ddb8ec9941f63392be9708a1698bca9108446 Mon Sep 17 00:00:00 2001
From: Jason Wessel <jason.wessel@windriver.com>
Date: Tue, 13 Apr 2010 00:19:12 -0700
Subject: [PATCH 2/4] ptrace: soft single stepping

Add the code to the ptrace interface for ARM/Thumb interwork soft
single stepping.

signed-off-by: Jason Wessel <jason.wessel@windriver.com>
---
 arch/arm/include/asm/processor.h |    1 +
 arch/arm/kernel/ptrace.c         |  861 +++++++++++++++++++++++++++-----------
 2 files changed, 612 insertions(+), 250 deletions(-)

diff --git a/arch/arm/include/asm/processor.h b/arch/arm/include/asm/processor.h
index 6a89567..09a431d 100644
--- a/arch/arm/include/asm/processor.h
+++ b/arch/arm/include/asm/processor.h
@@ -35,6 +35,7 @@ union debug_insn {
 
 struct debug_entry {
 	u32			address;
+	int                     is_thumb;
 	union debug_insn	insn;
 };
 
diff --git a/arch/arm/kernel/ptrace.c b/arch/arm/kernel/ptrace.c
index 3f562a7..a6d1078 100644
--- a/arch/arm/kernel/ptrace.c
+++ b/arch/arm/kernel/ptrace.c
@@ -4,11 +4,16 @@
  *  By Ross Biro 1/23/92
  * edited by Linus Torvalds
  * ARM modifications Copyright (C) 2000 Russell King
+ * WindRiver (C) 2005-2007
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
  * published by the Free Software Foundation.
  */
+
+/* uncomment below line to enable pr_debug */
+/* #define DEBUG */
+
 #include <linux/kernel.h>
 #include <linux/sched.h>
 #include <linux/mm.h>
@@ -28,6 +33,38 @@
 
 #define REG_PC	15
 #define REG_PSR	16
+
+#include <asm/cacheflush.h>
+
+typedef unsigned int UINT32;
+typedef int INT32;
+
+#define BIT(n) ((UINT32)1U << (n))
+#define BITSET(x,n) (((UINT32)(x) & (1U<<(n))) >> (n))
+#define BITS(x,m,n) (((UINT32)((x) & (BIT(n) - BIT(m) + BIT(n)))) >> (m))
+
+
+/*
+ * ccTable is used to determine whether an instruction will be executed,
+ * according to the flags in the PSR and the condition field of the
+ * instruction. The table has an entry for each possible value of the
+ * condition field of the instruction. Each bit indicates whether a particular
+ * combination of flags will cause the instruction to be executed. Since
+ * ther are four flags, this makes 16 possible TRUE/FALSE values.
+ */
+
+static UINT32 ccTable[] = {
+	0xF0F0, 0x0F0F, 0xCCCC, 0x3333, 0xFF00, 0x00FF, 0xAAAA, 0x5555,
+	0x0C0C, 0xF3F3, 0xAA55, 0x55AA, 0x0A05, 0xF5FA, 0xFFFF, 0x0000
+};
+
+static u32 *armGetNpc(u32 instr,	/* the current instruction */
+		      struct task_struct *child	/* pointer to task registers */
+    );
+static u32 *thumbGetNpc(u16 instr,	/* the current instruction */
+			struct task_struct *child,	/* pointer to task registers */
+			int *backToArm);
+
 /*
  * does not yet catch signals sent when the child dies.
  * in exit.c or in signal.c.
@@ -97,17 +134,20 @@ read_u32(struct task_struct *task, unsigned long addr, u32 *res)
 }
 
 static inline int
-read_instr(struct task_struct *task, unsigned long addr, u32 *res)
+read_instr(struct task_struct *task, unsigned long addr, u32 *res,
+	   int is_thumb)
 {
 	int ret;
 
-	if (addr & 1) {
+	if ((addr & 1) || is_thumb) {
 		u16 val;
+		pr_debug("%s: reading a THUMB instrution\n", __FUNCTION__);
 		ret = access_process_vm(task, addr & ~1, &val, sizeof(val), 0);
 		ret = ret == sizeof(val) ? 0 : -EIO;
 		*res = val;
 	} else {
 		u32 val;
+		pr_debug("%s: reading an ARM instrution\n", __FUNCTION__);
 		ret = access_process_vm(task, addr & ~3, &val, sizeof(val), 0);
 		ret = ret == sizeof(val) ? 0 : -EIO;
 		*res = val;
@@ -115,258 +155,83 @@ read_instr(struct task_struct *task, unsigned long addr, u32 *res)
 	return ret;
 }
 
-/*
- * Get value of register `rn' (in the instruction)
- */
-static unsigned long
-ptrace_getrn(struct task_struct *child, unsigned long insn)
-{
-	unsigned int reg = (insn >> 16) & 15;
-	unsigned long val;
-
-	val = get_user_reg(child, reg);
-	if (reg == 15)
-		val += 8;
-
-	return val;
-}
-
-/*
- * Get value of operand 2 (in an ALU instruction)
- */
-static unsigned long
-ptrace_getaluop2(struct task_struct *child, unsigned long insn)
-{
-	unsigned long val;
-	int shift;
-	int type;
-
-	if (insn & 1 << 25) {
-		val = insn & 255;
-		shift = (insn >> 8) & 15;
-		type = 3;
-	} else {
-		val = get_user_reg (child, insn & 15);
-
-		if (insn & (1 << 4))
-			shift = (int)get_user_reg (child, (insn >> 8) & 15);
-		else
-			shift = (insn >> 7) & 31;
-
-		type = (insn >> 5) & 3;
-	}
-
-	switch (type) {
-	case 0:	val <<= shift;	break;
-	case 1:	val >>= shift;	break;
-	case 2:
-		val = (((signed long)val) >> shift);
-		break;
-	case 3:
- 		val = (val >> shift) | (val << (32 - shift));
-		break;
-	}
-	return val;
-}
-
-/*
- * Get value of operand 2 (in a LDR instruction)
- */
-static unsigned long
-ptrace_getldrop2(struct task_struct *child, unsigned long insn)
+static int
+swap_insn(struct task_struct *task, unsigned long addr,
+	  void *old_insn, void *new_insn, int size)
 {
-	unsigned long val;
-	int shift;
-	int type;
-
-	val = get_user_reg(child, insn & 15);
-	shift = (insn >> 7) & 31;
-	type = (insn >> 5) & 3;
-
-	switch (type) {
-	case 0:	val <<= shift;	break;
-	case 1:	val >>= shift;	break;
-	case 2:
-		val = (((signed long)val) >> shift);
-		break;
-	case 3:
- 		val = (val >> shift) | (val << (32 - shift));
-		break;
-	}
-	return val;
-}
-
-#define OP_MASK	0x01e00000
-#define OP_AND	0x00000000
-#define OP_EOR	0x00200000
-#define OP_SUB	0x00400000
-#define OP_RSB	0x00600000
-#define OP_ADD	0x00800000
-#define OP_ADC	0x00a00000
-#define OP_SBC	0x00c00000
-#define OP_RSC	0x00e00000
-#define OP_ORR	0x01800000
-#define OP_MOV	0x01a00000
-#define OP_BIC	0x01c00000
-#define OP_MVN	0x01e00000
-
-static unsigned long
-get_branch_address(struct task_struct *child, unsigned long pc, unsigned long insn)
-{
-	u32 alt = 0;
-
-	switch (insn & 0x0e000000) {
-	case 0x00000000:
-	case 0x02000000: {
-		/*
-		 * data processing
-		 */
-		long aluop1, aluop2, ccbit;
-
-	        if ((insn & 0x0fffffd0) == 0x012fff10) {
-		        /*
-			 * bx or blx
-			 */
-			alt = get_user_reg(child, insn & 15);
-			break;
-		}
+	int ret;
 
+	/* new_isns is set by caller */
+	pr_debug("%s new insn 0x%x for addr 0x%lx, size %d\n",
+	       __FUNCTION__, *((int *)new_insn), addr, size);
 
-		if ((insn & 0xf000) != 0xf000)
-			break;
+	ret = access_process_vm(task, addr, old_insn, size, 0);
 
-		aluop1 = ptrace_getrn(child, insn);
-		aluop2 = ptrace_getaluop2(child, insn);
-		ccbit  = get_user_reg(child, REG_PSR) & PSR_C_BIT ? 1 : 0;
-
-		switch (insn & OP_MASK) {
-		case OP_AND: alt = aluop1 & aluop2;		break;
-		case OP_EOR: alt = aluop1 ^ aluop2;		break;
-		case OP_SUB: alt = aluop1 - aluop2;		break;
-		case OP_RSB: alt = aluop2 - aluop1;		break;
-		case OP_ADD: alt = aluop1 + aluop2;		break;
-		case OP_ADC: alt = aluop1 + aluop2 + ccbit;	break;
-		case OP_SBC: alt = aluop1 - aluop2 + ccbit;	break;
-		case OP_RSC: alt = aluop2 - aluop1 + ccbit;	break;
-		case OP_ORR: alt = aluop1 | aluop2;		break;
-		case OP_MOV: alt = aluop2;			break;
-		case OP_BIC: alt = aluop1 & ~aluop2;		break;
-		case OP_MVN: alt = ~aluop2;			break;
-		}
-		break;
+	if (size == 2) {
+		short old, new;
+		old = *((short *)old_insn);
+		new = *((short *)new_insn);
+		pr_debug("replace thumb 0x%x by 0x%x\n", old, new);
 	}
 
-	case 0x04000000:
-	case 0x06000000:
-		/*
-		 * ldr
-		 */
-		if ((insn & 0x0010f000) == 0x0010f000) {
-			unsigned long base;
-
-			base = ptrace_getrn(child, insn);
-			if (insn & 1 << 24) {
-				long aluop2;
-
-				if (insn & 0x02000000)
-					aluop2 = ptrace_getldrop2(child, insn);
-				else
-					aluop2 = insn & 0xfff;
-
-				if (insn & 1 << 23)
-					base += aluop2;
-				else
-					base -= aluop2;
-			}
-			read_u32(child, base, &alt);
-		}
-		break;
-
-	case 0x08000000:
-		/*
-		 * ldm
-		 */
-		if ((insn & 0x00108000) == 0x00108000) {
-			unsigned long base;
-			unsigned int nr_regs;
-
-			if (insn & (1 << 23)) {
-				nr_regs = hweight16(insn & 65535) << 2;
-
-				if (!(insn & (1 << 24)))
-					nr_regs -= 4;
-			} else {
-				if (insn & (1 << 24))
-					nr_regs = -4;
-				else
-					nr_regs = 0;
-			}
-
-			base = ptrace_getrn(child, insn);
-
-			read_u32(child, base + nr_regs, &alt);
-			break;
-		}
-		break;
-
-	case 0x0a000000: {
-		/*
-		 * bl or b
-		 */
-		signed long displ;
-		/* It's a branch/branch link: instead of trying to
-		 * figure out whether the branch will be taken or not,
-		 * we'll put a breakpoint at both locations.  This is
-		 * simpler, more reliable, and probably not a whole lot
-		 * slower than the alternative approach of emulating the
-		 * branch.
-		 */
-		displ = (insn & 0x00ffffff) << 8;
-		displ = (displ >> 6) + 8;
-		if (displ != 0 && displ != 4)
-			alt = pc + displ;
-	    }
-	    break;
+	if (size == 4) {
+		int old, new;
+		old = *((int *)old_insn);
+		new = *((int *)new_insn);
+		pr_debug("replace arm 0x%x by 0x%x\n", old, new);
 	}
 
-	return alt;
-}
-
-static int
-swap_insn(struct task_struct *task, unsigned long addr,
-	  void *old_insn, void *new_insn, int size)
-{
-	int ret;
-
-	ret = access_process_vm(task, addr, old_insn, size, 0);
 	if (ret == size)
 		ret = access_process_vm(task, addr, new_insn, size, 1);
+	else
+		pr_debug("%s ERROR\n", __FUNCTION__);
 	return ret;
 }
 
 static void
-add_breakpoint(struct task_struct *task, struct debug_info *dbg, unsigned long addr)
+add_breakpoint(struct task_struct *task,
+	       struct debug_info *dbg,
+	       unsigned long addr, int is_thumb /* what kind of BP to set */ )
 {
 	int nr = dbg->nsaved;
 
 	if (nr < 2) {
-		u32 new_insn = BREAKINST_ARM;
+		u32 new_insn;
 		int res;
 
-		res = swap_insn(task, addr, &dbg->bp[nr].insn, &new_insn, 4);
-
-		if (res == 4) {
-			dbg->bp[nr].address = addr;
-			dbg->nsaved += 1;
+		if (is_thumb) {
+			/* THIERRY */
+			u16 thumb_insn = BREAKINST_THUMB;
+			pr_debug("%s:Will set 0x%x at 0x%lx\n", __FUNCTION__,
+			       thumb_insn, addr);
+			res =
+			    swap_insn(task, addr, &dbg->bp[nr].insn,
+				      &thumb_insn, 2);
+
+			if (res == 2) {
+				dbg->bp[nr].address = addr;
+				dbg->nsaved += 1;
+				dbg->bp[nr].is_thumb = 1;
+			}
+		} else {
+			new_insn = BREAKINST_ARM;
+			res =
+			    swap_insn(task, addr, &dbg->bp[nr].insn, &new_insn,
+				      4);
+
+			if (res == 4) {
+				dbg->bp[nr].address = addr;
+				dbg->nsaved += 1;
+				dbg->bp[nr].is_thumb = 0;
+			}
 		}
+
 	} else
 		printk(KERN_ERR "ptrace: too many breakpoints\n");
 }
 
 /*
- * Clear one breakpoint in the user program.  We copy what the hardware
- * does and use bit 0 of the address to indicate whether this is a Thumb
- * breakpoint or an ARM breakpoint.
+ * Clear one breakpoint in the user program.
  */
 static void clear_breakpoint(struct task_struct *task, struct debug_entry *bp)
 {
@@ -374,7 +239,9 @@ static void clear_breakpoint(struct task_struct *task, struct debug_entry *bp)
 	union debug_insn old_insn;
 	int ret;
 
-	if (addr & 1) {
+	pr_debug("%s at 0x%lx, %s mode\n",
+		__FUNCTION__, addr, bp->is_thumb ? "thumb" : "arm");
+	if (bp->is_thumb) {
 		ret = swap_insn(task, addr & ~1, &old_insn.thumb,
 				&bp->insn.thumb, 2);
 
@@ -399,38 +266,46 @@ void ptrace_set_bpt(struct task_struct *child)
 	unsigned long pc;
 	u32 insn;
 	int res;
+	unsigned long next_pc;
+	struct debug_info *dbg = &child->thread.debug;
+	int is_thumb;
+	int toThumb = 0;
+	int backToArm = 0;
+	int putAthumb;
 
 	regs = task_pt_regs(child);
 	pc = instruction_pointer(regs);
+	is_thumb = thumb_mode(regs);
 
-	if (thumb_mode(regs)) {
-		printk(KERN_WARNING "ptrace: can't handle thumb mode\n");
+	res = read_instr(child, pc, &insn, is_thumb);
+	if (res) {
+		pr_debug("ptrace_set_bpt failed: inst=%x pc=%lx\n", insn, pc);
 		return;
 	}
 
-	res = read_instr(child, pc, &insn);
-	if (!res) {
-		struct debug_info *dbg = &child->thread.debug;
-		unsigned long alt;
+	if (is_thumb)
+		next_pc = (unsigned long)thumbGetNpc(insn, child, &backToArm);
+	else
+		/* Compute the next address */
+		next_pc = (unsigned long)armGetNpc(insn, child);
 
-		dbg->nsaved = 0;
+	dbg = &child->thread.debug;
+	dbg->nsaved = 0;
 
-		alt = get_branch_address(child, pc, insn);
-		if (alt)
-			add_breakpoint(child, dbg, alt);
+	pr_debug("%s (%s mode) ptrace_set_bpt inst=%x pc=%lx next_pc=%lx\n",
+	       __FUNCTION__, is_thumb ? "thumb" : "arm", insn, pc, next_pc);
 
-		/*
-		 * Note that we ignore the result of setting the above
-		 * breakpoint since it may fail.  When it does, this is
-		 * not so much an error, but a forewarning that we may
-		 * be receiving a prefetch abort shortly.
-		 *
-		 * If we don't set this breakpoint here, then we can
-		 * lose control of the thread during single stepping.
-		 */
-		if (!alt || predicate(insn) != PREDICATE_ALWAYS)
-			add_breakpoint(child, dbg, pc + 4);
+	if (next_pc & 0x1 || unlikely(BITS(insn,25,31) == 0x7d)) {
+		toThumb = 1;
+		next_pc &= (next_pc & ~0x1);
+		pr_debug("mode switch ! next pc is actually 0x%lx\n", next_pc);
 	}
+
+	putAthumb = ((!is_thumb && toThumb) || (is_thumb && !backToArm));
+
+	pr_debug("BP to set is in %s mode\n", putAthumb ? "thumb" : "arm");
+
+	add_breakpoint(child, dbg, next_pc, putAthumb);
 }
 
 /*
@@ -478,6 +353,7 @@ void ptrace_break(struct task_struct *tsk, struct pt_regs *regs)
 {
 	siginfo_t info;
 
+	pr_debug("Caught a break at %lx\n", regs->ARM_pc);
 	ptrace_cancel_bpt(tsk);
 
 	info.si_signo = SIGTRAP;
@@ -863,3 +739,488 @@ asmlinkage int syscall_trace(int why, struct pt_regs *regs, int scno)
 
 	return current_thread_info()->syscall;
 }
+
+/*
+ * The following is borrowed from vxWorks
+ */
+
+static UINT32 armShiftedRegVal(struct pt_regs *pRegs,	/* pointer to task registers */
+			       UINT32 instr,	/* machine instruction */
+			       int cFlag	/* value of carry flag */
+    )
+{
+	UINT32 res, shift, rm, rs, shiftType;
+
+	rm = BITS(instr, 0, 3);
+	shiftType = BITS(instr, 5, 6);
+
+	if (BITSET(instr, 4)) {
+		rs = BITS(instr, 8, 11);
+		shift =
+		    (rs ==
+		     15 ? (UINT32) pRegs->ARM_pc + 8 : pRegs->uregs[rs]) & 0xFF;
+	} else
+		shift = BITS(instr, 7, 11);
+
+	res = rm == 15 ? (UINT32) pRegs->ARM_pc + (BITSET(instr, 4) ? 12 : 8)
+	    : pRegs->uregs[rm];
+
+	switch (shiftType) {
+	case 0:		/* LSL */
+		res = shift >= 32 ? 0 : res << shift;
+		break;
+
+	case 1:		/* LSR */
+		res = shift >= 32 ? 0 : res >> shift;
+		break;
+
+	case 2:		/* ASR */
+		if (shift >= 32)
+			shift = 31;
+		res = (res & 0x80000000L) ? ~((~res) >> shift) : res >> shift;
+		break;
+
+	case 3:		/* ROR */
+		shift &= 31;
+		if (shift == 0)
+			res = (res >> 1) | (cFlag ? 0x80000000L : 0);
+		else
+			res = (res >> shift) | (res << (32 - shift));
+		break;
+	}
+	return res;
+
+}				/* armShiftedRegVal() */
+
+/* When in thumb mode */
+
+static u32 *thumbGetNpc(u16 instr,	/* the current instruction */
+			struct task_struct *child, int *backToArm)
+{
+	UINT32 pc;		/* current program counter */
+	UINT32 nPc;		/* next program counter */
+	struct pt_regs *pRegs;	/* registers            */
+
+	u16 instr16 = instr;
+
+	pr_debug("%s:instruction 0x%x\n", __FUNCTION__, instr16);
+
+	/*
+	 * Get user registers
+	 */
+
+	pRegs = task_pt_regs(child);
+
+	pc = (UINT32) pRegs->ARM_pc & ~1;	/* current PC as a UINT32 */
+	nPc = pc + 2;		/* Thumb default */
+
+	/*
+	 * Now examine the instruction
+	 * Following code is derived from the ARM symbolic debugger.
+	 */
+
+	switch (BITS(instr, 12, 15)) {
+	case 0x0:
+	case 0x1:
+	case 0x2:
+	case 0x3:
+	case 0x5:
+	case 0x6:
+	case 0x7:
+	case 0x8:
+	case 0x9:
+	case 0xA:
+	case 0xC:
+		/* no effect on PC - next instruction executes */
+		pr_debug("no effect on PC\n");
+		break;
+
+	case 4:
+		/* (bits 7-11 == 0x0E) == BX
+		 * (bits 7-11 == 0x0F) == BLX
+		 */
+		if (BITS(instr, 8, 11) == 0x7) {
+			/* BX || BLX */
+			int rn;
+
+			rn = BITS(instr, 3, 6);
+			nPc = rn == 15 ? pc + 4 : pRegs->uregs[rn];
+			pr_debug("BX, at 0x%x\n", nPc);
+			if (!(nPc & 0x1))
+				*backToArm = 1;
+			break;
+		}
+
+		if (BITSET(instr, 7) && (BITS(instr, 0, 11) & 0xC07) == 0x407) {
+			/* do something to pc */
+			int rn;
+			UINT32 operand;
+
+			rn = BITS(instr, 3, 6);
+			operand = rn == 15 ? pc + 4 : pRegs->uregs[rn];
+			switch (BITS(instr, 8, 9)) {
+			case 0:	/* ADD */
+				nPc = pc + 4 + operand;
+				break;
+			case 1:	/* CMP */
+				break;
+			case 2:	/* MOV */
+				nPc = operand;
+				break;
+			case 3:	/* BX - already handled */
+				pr_debug("BX again ???\n");
+				break;
+			}
+		}
+		break;
+
+	case 0xB:
+		if (BITS(instr, 8, 11) == 0xD) {
+			/* POP {rlist, pc} */
+			INT32 offset = 0;
+			UINT32 regList, regBit;
+
+			for (regList = BITS(instr, 0, 7); regList != 0;
+			     regList &= ~regBit) {
+				regBit = regList & (-regList);
+				offset += 4;
+			}
+			nPc = *(UINT32 *) (pRegs->uregs[13] + offset);
+			if (!(nPc & 0x1))
+				*backToArm = 1;
+			/* don't check for new pc == pc like ARM debugger does */
+		}
+		break;
+
+	case 0xD:
+		{
+			/* SWI or conditional branch */
+			UINT32 cond;
+
+			cond = (instr >> 8) & 0xF;
+			if (cond == 0xF)
+				break;	/* SWI */
+
+			/* Conditional branch
+			 * Use the same mechanism as armGetNpc() to determine whether
+			 * the branch will be taken
+			 */
+			if (((ccTable[cond] >> (BITS(pRegs->ARM_cpsr,28,31))) & 1) ==
+			    0)
+				break;	/* instruction will not be executed */
+
+			/* branch will be taken */
+			nPc = pc + 4 + (((instr & 0x00FF) << 1) |
+					(BITSET(instr, 7) ? 0xFFFFFE00 : 0));
+		}
+		break;
+
+	case 0xE:
+		if (BITSET(instr, 11) == 0)
+			/* Unconditional branch */
+			nPc = pc + 4 + (((instr & 0x07FF) << 1) |
+					(BITSET(instr, 10) ? 0xFFFFF000 : 0));
+		break;
+
+	case 0xF:
+		/* BL */
+		pr_debug("BL\n");
+		if (BITSET(instr, 11)) {
+			/* second half of BL - PC should never be here */
+
+			nPc = pRegs->uregs[14] + ((instr & 0x07FF) << 1);
+		} else {
+			/* first half of BL */
+
+			UINT32 nextBit;
+
+			if (read_instr(child, pc + 2, &nextBit, 1) != 0) {
+				pr_debug("Unable to read second half of BL\n");
+				break;
+			}
+
+			if ((nextBit & 0xE800) != 0xE800) {
+				pr_debug("Strange BL\n");
+				/* Something strange going on */
+				break;
+			}
+
+			nPc = pc + 4 + (INT32) ((((instr & 0x7FF) << 11) |
+						 (nextBit & 0x7FF)) << 10) /
+			    (1 << 9);
+
+			if ((nextBit & 0xF800) == 0xE800) {
+				pr_debug("  was BLX to ARM\n");
+				nPc &= 0xFFFFFFFC;
+				*backToArm = 1;
+			}
+		}
+		break;
+
+	}			/* switch */
+
+	return (u32 *)nPc;
+
+}				/* thumbGetNpc() */
+
+/* When in ARM mode. the returned next address can be either
+ * an ARM or a THUMB zone */
+
+static u32 *armGetNpc(u32 instr,	/* the current instruction */
+		      struct task_struct *child)
+{
+	UINT32 pc;		/* current program counter */
+	UINT32 nPc;		/* next program counter */
+	struct pt_regs *pRegs;	/* registers            */
+
+	/*
+	 * Get user registers
+	 */
+
+	pRegs = task_pt_regs(child);
+
+	/*
+	 * Early versions of this file looked at the PSR to determine whether the
+	 * CPU was in ARM state or Thumb state and decode the next instruction
+	 * accordingly. This has been removed since there is to be no support for
+	 * ARM/Thumb interworking.
+	 */
+
+	pc = (UINT32) pRegs->ARM_pc;	/* current PC as a UINT32 */
+	nPc = pc + 4;		/* default */
+
+	pr_debug("nPc %x CPSR %lx\n", nPc, pRegs->ARM_cpsr);
+
+	/*
+	 * Now examine the instruction
+	 * First, check the current condition codes against the condition
+	 * field of the instruction since, if this instruction is not going
+	 * to be executed, we can return immediately
+	 *
+	 * The following code is a translation of the code supplied by ARM
+	 * for instruction decoding (EAN-26). Note that this version, unlike
+	 * the original assembly language version cannot generate unaligned
+	 * accesses which might be faulted by some systems.
+	 *
+	 * Briefly, there are 16 entries in ccTable, one for each possible
+	 * value of the condition part of an instruction. Each entry has one
+	 * bit for each possible value of the flags in the PSR. The table
+	 * entry is extracted using the condition part of the instruction and
+	 * the bits are indexed using the value obtained by extracting the
+	 * flags from the PSR. If the bit so obtained is 1, the instruction
+	 * will be executed.
+	 */
+
+	pr_debug("Index %x\n", ((instr >> 28) & 0xF));
+	pr_debug("Value %x\n", (ccTable[(instr >> 28) & 0xF]));
+	pr_debug("CPSRd %lx\n", (pRegs->ARM_cpsr >> 28) & 0xF);
+	pr_debug("Res %x\n",
+	       ((ccTable[(instr >> 28) & 0xF] >>
+		 ((pRegs->ARM_cpsr >> 28) & 0xF))));
+
+	/*
+	 * A BLX is always unconditional in ARM v5 and up and it can
+	 * branch to an even address.  To account for this case it must be
+	 * checked for explicitly here and when deciding the type of
+	 * breakpoint.
+	 */
+
+	if (((ccTable[(instr >> 28) & 0xF] >> ((pRegs->ARM_cpsr >> 28) & 0xF)) &
+	     1) == 0 && !(BITS(instr,25,31) == 0x7d))
+		return (u32 *) nPc;	/* instruction will not be executed */
+
+	/*
+	 * This instruction WILL be executed so look at its type
+	 * We're looking for anything that affects the PC e.g.
+	 *    B
+	 *    BL
+	 *    any data processing op where PC is the destination
+	 *    any LDR with the PC as the destination
+	 *    any LDM with the PC in the list of registers to be loaded
+	 *
+	 * Following code is derived from the ARM symbolic debugger.
+	 */
+
+	switch (BITS(instr, 24, 27)) {
+	case 1:		/* check for halfword or signed byte load to PC */
+		if (BITSET(instr, 4) && BITSET(instr, 7) && BITSET(instr, 20) &&
+		    BITS(instr, 5, 6) != 0 && BITS(instr, 12, 15) == 15)
+			break;	/* bad instruction */
+
+		/* FALL THROUGH */
+
+	case 0:		/* data processing */
+	case 2:
+	case 3:
+		{
+			UINT32 rn, op1, op2, cFlag;
+
+			if (BITS(instr, 12, 15) != 15)
+				/* Rd */
+				/* operation does not affect PC */
+				break;
+
+			if (BITS(instr, 22, 25) == 0 && BITS(instr, 4, 7) == 9)
+				/* multiply with PC as destination not allowed */
+				break;
+
+			if (BITS(instr, 4, 23) == 0x2FFF1) {
+				/* BX */
+				rn = BITS(instr, 0, 3);
+				nPc = (rn == 15 ? pc + 8 : pRegs->uregs[rn]);
+				break;
+			}
+
+			if (BITS(instr, 4, 23) == 0x2FFF3) {
+				/* BLX */
+				rn = BITS(instr, 0, 3);
+				nPc = (rn == 15 ? pc + 8 : pRegs->uregs[rn]);
+				break;
+			}
+
+			cFlag = BITSET(pRegs->ARM_cpsr, 29);
+			rn = BITS(instr, 16, 19);
+			op1 = rn == 15 ? pc + 8 : pRegs->uregs[rn];
+
+			if (BITSET(instr, 25)) {
+				UINT32 immVal, rotate;
+
+				immVal = BITS(instr, 0, 7);
+				rotate = 2 * BITS(instr, 8, 11);
+				op2 =
+				    (immVal >> rotate) | (immVal <<
+							  (32 - rotate));
+			} else
+				op2 = armShiftedRegVal(pRegs, instr, cFlag);
+
+			switch (BITS(instr, 21, 24)) {
+			case 0x0:	/* AND */
+				nPc = op1 & op2;
+				break;
+			case 0x1:	/* EOR */
+				nPc = op1 ^ op2;
+				break;
+			case 0x2:	/* SUB */
+				nPc = op1 - op2;
+				break;
+			case 0x3:	/* RSB */
+				nPc = op2 - op1;
+				break;
+			case 0x4:	/* ADD */
+				nPc = op1 + op2;
+				break;
+			case 0x5:	/* ADC */
+				nPc = op1 + op2 + cFlag;
+				break;
+			case 0x6:	/* SBC */
+				nPc = op1 - op2 + cFlag;
+				break;
+			case 0x7:	/* RSC */
+				nPc = op2 - op1 + cFlag;
+				break;
+			case 0x8:	/* TST */
+			case 0x9:	/* TEQ */
+			case 0xa:	/* CMP */
+			case 0xb:	/* CMN */
+				break;
+			case 0xc:	/* ORR */
+				nPc = op1 | op2;
+				break;
+			case 0xd:	/* MOV */
+				nPc = op2;
+				break;
+			case 0xe:	/* BIC */
+				nPc = op1 & ~op2;
+				break;
+			case 0xf:	/* MVN */
+				nPc = ~op2;
+				break;
+			}
+		}
+		break;
+
+	case 4:		/* data transfer */
+	case 5:
+	case 6:
+	case 7:
+		if (BITSET(instr, 20) && BITS(instr, 12, 15) == 15 &&
+		    !BITSET(instr, 22))
+			/* load, PC and not a byte load */
+		{
+			UINT32 rn, cFlag, base;
+			INT32 offset;
+
+			rn = BITS(instr, 16, 19);
+			base = rn == 15 ? pc + 8 : pRegs->uregs[rn];
+			cFlag = BITSET(pRegs->ARM_cpsr, 29);
+			offset = BITSET(instr, 25)
+			    ? armShiftedRegVal(pRegs, instr, cFlag)
+			    : BITS(instr, 0, 11);
+
+			if (!BITSET(instr, 23))	/* down */
+				offset = -offset;
+
+			if (BITSET(instr, 24))	/* pre-indexed */
+				base += offset;
+
+			/* Can'to do this : nPc = *(INSTR *) base; */
+			read_instr(child, base, &nPc, 0);
+			pr_debug("nPc1 = %x\n", nPc);
+
+			/*
+			 * don't check for nPc == pc like the ARM debugger does but
+			 * let the higher level (or user) notice.
+			 */
+		}
+		break;
+
+	case 8:
+	case 9:		/* block transfer */
+		if (BITSET(instr, 20) && BITSET(instr, 15)) {	/* loading PC */
+			UINT32 rn;
+			INT32 offset = 0;
+
+			rn = BITS(instr, 16, 19);
+			if (BITSET(instr, 23)) {	/* up */
+				UINT32 regBit, regList;
+
+				for (regList = BITS(instr, 0, 14); regList != 0;
+				     regList &= ~regBit) {
+					regBit = regList & (-regList);
+					offset += 4;
+				}
+				if (BITSET(instr, 24))	/* preincrement */
+					offset += 4;
+			} else /* down */ if (BITSET(instr, 24))	/* predecrement */
+				offset = -4;
+
+			/* Can't do this nPc = *(UINT32 *) (pRegs->uregs[rn] + offset); */
+			read_instr(child, (pRegs->uregs[rn] + offset), &nPc, 0);
+			pr_debug("nPc2 = %x\n", nPc);
+
+			/*
+			 * don't check for nPc == pc like the ARM debugger does but
+			 * let the higher level (or user) notice.
+			 */
+		}
+		break;
+
+	case 0xA:		/* branch */
+	case 0xB:		/* branch & link */
+		/*
+		 * extract offset, sign extend it and add it to current PC,
+		 * adjusting for the pipeline
+		 */
+		nPc = pc + 8 + ((INT32) (instr << 8) >> 6);
+		break;
+
+	case 0xC:
+	case 0xD:
+	case 0xE:		/* coproc ops */
+	case 0xF:		/* SWI */
+		break;
+	}
+
+	return (u32 *) nPc;
+
+}				/* armGetNpc() */
-- 
1.6.5.2

