# Perform Zero Delay Simulation of 1-bit half adder and 1-bit full adder circuit in Verilog

Please refer the attached pdf for RTL and Technology Schematic.
