// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/16/2022 15:30:23"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EPT_5M57_AP_M4_Top (
	CLK_66MHZ,
	RST,
	UART_OUT,
	UART_IN,
	LB_IOHA,
	LB_IOHB,
	LB_IOL,
	LB_COMM,
	LB_IO8,
	LB_IO9,
	TR_DIR_1,
	TR_OE_1,
	TR_DIR_2,
	TR_OE_2,
	TR_DIR_3,
	TR_OE_3,
	TR_DIR_4,
	TR_OE_4,
	TR_DIR_5,
	TR_OE_5,
	SW_USER_1,
	SW_USER_2,
	LED);
input 	CLK_66MHZ;
input 	RST;
output 	UART_OUT;
input 	UART_IN;
input 	[7:0] LB_IOHA;
input 	[2:0] LB_IOHB;
input 	[7:0] LB_IOL;
output 	[7:0] LB_COMM;
input 	[7:0] LB_IO8;
input 	[7:0] LB_IO9;
output 	TR_DIR_1;
output 	TR_OE_1;
output 	TR_DIR_2;
output 	TR_OE_2;
output 	TR_DIR_3;
output 	TR_OE_3;
output 	TR_DIR_4;
output 	TR_OE_4;
output 	TR_DIR_5;
output 	TR_OE_5;
input 	SW_USER_1;
input 	SW_USER_2;
output 	[3:0] LED;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~5 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~10 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~15 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~20 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~25 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~30 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~35 ;
wire \CLK_66MHZ~combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2COUT1_41 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27COUT1_42 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37COUT1_43 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32COUT1_44 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20_combout ;
wire \RST~combout ;
wire \reset_counter[6]~11 ;
wire \reset_counter[6]~11COUT1_28 ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \reset_counter[1]~1 ;
wire \reset_counter[1]~1COUT1_24 ;
wire \reset_counter[2]~3 ;
wire \reset_counter[2]~3COUT1_25 ;
wire \reset_counter[3]~5 ;
wire \reset_counter[3]~5COUT1_26 ;
wire \reset_counter[4]~7 ;
wire \reset_counter[4]~7COUT1_27 ;
wire \reset_counter[5]~9 ;
wire \reset_counter[7]~13 ;
wire \reset_counter[7]~13COUT1_29 ;
wire \reset_counter[8]~15 ;
wire \reset_counter[8]~15COUT1_30 ;
wire \reset_counter[9]~17 ;
wire \reset_counter[9]~17COUT1_31 ;
wire \reset_counter[10]~19 ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \reset_signal_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17COUT1_46 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read~regout ;
wire \UART_IN~combout ;
wire \uart_meta~regout ;
wire \uart_mid~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7COUT1_9 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3COUT1_10 ;
wire \uart_txd~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5COUT1_11 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3COUT1_20 ;
wire \transfer_write_reg~regout ;
wire \transfer_write_byte~1 ;
wire \transfer_write~regout ;
wire \ACTIVE_TRANSFER_INST|start_transfer_reg~0 ;
wire \ACTIVE_TRANSFER_INST|start_transfer_reg~regout ;
wire \ACTIVE_TRANSFER_INST|start_transfer_in~regout ;
wire \ACTIVE_TRANSFER_INST|to_transfer_update~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1COUT1_21 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_22 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_23 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15COUT1_26 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39COUT1_43 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34COUT1_44 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37COUT1_41 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32COUT1_42 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27COUT1_43 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22COUT1_44 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7COUT1_46 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29COUT1_45 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24COUT1_46 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9COUT1_48 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_21 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_22 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_23 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_24 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_26 ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout ;
wire \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO~regout ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg ;
wire [3:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count ;
wire [3:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count ;
wire [8:0] \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state ;
wire [7:0] \LB_IOHA~combout ;
wire [11:0] reset_counter;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg ;
wire [5:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE ;
wire [4:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device ;
wire [8:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux ;
wire [2:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg ;
wire [3:0] \ACTIVE_TRANSFER_INST|start_transfer_count ;
wire [7:0] transfer_write_byte;
wire [8:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg ;
wire [3:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count ;
wire [7:0] \LB_IOL~combout ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count ;
wire [3:0] \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count ;
wire [2:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device ;
wire [7:0] \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \CLK_66MHZ~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK_66MHZ~combout ),
	.padio(CLK_66MHZ));
// synopsys translate_off
defparam \CLK_66MHZ~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0])))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2COUT1_41  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2COUT1_41 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .lut_mask = "33cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1])))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27COUT1_42  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2COUT1_41 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27COUT1_42 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37COUT1_43  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~27COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37COUT1_43 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3]))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32COUT1_44  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37COUT1_43 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3]))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~37COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32COUT1_44 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4] $ ((((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32COUT1_44 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~32COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20_combout ),
	.regout(),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RST~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RST~combout ),
	.padio(RST));
// synopsys translate_off
defparam \RST~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \reset_counter[6] (
// Equation(s):
// reset_counter[6] = DFFEAS((reset_counter[6] $ ((\reset_counter[5]~9 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[6]~11  = CARRY(((!\reset_counter[5]~9 ) # (!reset_counter[6])))
// \reset_counter[6]~11COUT1_28  = CARRY(((!\reset_counter[5]~9 ) # (!reset_counter[6])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(reset_counter[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[6]),
	.cout(),
	.cout0(\reset_counter[6]~11 ),
	.cout1(\reset_counter[6]~11COUT1_28 ));
// synopsys translate_off
defparam \reset_counter[6] .cin_used = "true";
defparam \reset_counter[6] .lut_mask = "3c3f";
defparam \reset_counter[6] .operation_mode = "arithmetic";
defparam \reset_counter[6] .output_mode = "reg_only";
defparam \reset_counter[6] .register_cascade_mode = "off";
defparam \reset_counter[6] .sum_lutc_input = "cin";
defparam \reset_counter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \reset_counter[7] (
// Equation(s):
// reset_counter[7] = DFFEAS((reset_counter[7] $ ((!(!\reset_counter[5]~9  & \reset_counter[6]~11 ) # (\reset_counter[5]~9  & \reset_counter[6]~11COUT1_28 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[7]~13  = CARRY(((reset_counter[7] & !\reset_counter[6]~11 )))
// \reset_counter[7]~13COUT1_29  = CARRY(((reset_counter[7] & !\reset_counter[6]~11COUT1_28 )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(reset_counter[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[5]~9 ),
	.cin0(\reset_counter[6]~11 ),
	.cin1(\reset_counter[6]~11COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[7]),
	.cout(),
	.cout0(\reset_counter[7]~13 ),
	.cout1(\reset_counter[7]~13COUT1_29 ));
// synopsys translate_off
defparam \reset_counter[7] .cin0_used = "true";
defparam \reset_counter[7] .cin1_used = "true";
defparam \reset_counter[7] .cin_used = "true";
defparam \reset_counter[7] .lut_mask = "c30c";
defparam \reset_counter[7] .operation_mode = "arithmetic";
defparam \reset_counter[7] .output_mode = "reg_only";
defparam \reset_counter[7] .register_cascade_mode = "off";
defparam \reset_counter[7] .sum_lutc_input = "cin";
defparam \reset_counter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!reset_counter[4] & (!reset_counter[5] & (!reset_counter[6] & !reset_counter[7])))

	.clk(gnd),
	.dataa(reset_counter[4]),
	.datab(reset_counter[5]),
	.datac(reset_counter[6]),
	.datad(reset_counter[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0001";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \reset_counter[1] (
// Equation(s):
// reset_counter[1] = DFFEAS(reset_counter[0] $ ((reset_counter[1])), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[1]~1  = CARRY((reset_counter[0] & (reset_counter[1])))
// \reset_counter[1]~1COUT1_24  = CARRY((reset_counter[0] & (reset_counter[1])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[0]),
	.datab(reset_counter[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[1]),
	.cout(),
	.cout0(\reset_counter[1]~1 ),
	.cout1(\reset_counter[1]~1COUT1_24 ));
// synopsys translate_off
defparam \reset_counter[1] .lut_mask = "6688";
defparam \reset_counter[1] .operation_mode = "arithmetic";
defparam \reset_counter[1] .output_mode = "reg_only";
defparam \reset_counter[1] .register_cascade_mode = "off";
defparam \reset_counter[1] .sum_lutc_input = "datac";
defparam \reset_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!reset_counter[0]) # (!reset_counter[1])) # (!reset_counter[3])) # (!reset_counter[2])

	.clk(gnd),
	.dataa(reset_counter[2]),
	.datab(reset_counter[3]),
	.datac(reset_counter[1]),
	.datad(reset_counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7fff";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \reset_counter[0] (
// Equation(s):
// reset_counter[0] = DFFEAS(reset_counter[0] $ (((\LessThan0~2_combout  & (\LessThan0~1_combout  & \LessThan0~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[0]),
	.datab(\LessThan0~2_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_counter[0] .lut_mask = "6aaa";
defparam \reset_counter[0] .operation_mode = "normal";
defparam \reset_counter[0] .output_mode = "reg_only";
defparam \reset_counter[0] .register_cascade_mode = "off";
defparam \reset_counter[0] .sum_lutc_input = "datac";
defparam \reset_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \reset_counter[2] (
// Equation(s):
// reset_counter[2] = DFFEAS(reset_counter[2] $ ((((\reset_counter[1]~1 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[2]~3  = CARRY(((!\reset_counter[1]~1 )) # (!reset_counter[2]))
// \reset_counter[2]~3COUT1_25  = CARRY(((!\reset_counter[1]~1COUT1_24 )) # (!reset_counter[2]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(gnd),
	.cin0(\reset_counter[1]~1 ),
	.cin1(\reset_counter[1]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[2]),
	.cout(),
	.cout0(\reset_counter[2]~3 ),
	.cout1(\reset_counter[2]~3COUT1_25 ));
// synopsys translate_off
defparam \reset_counter[2] .cin0_used = "true";
defparam \reset_counter[2] .cin1_used = "true";
defparam \reset_counter[2] .lut_mask = "5a5f";
defparam \reset_counter[2] .operation_mode = "arithmetic";
defparam \reset_counter[2] .output_mode = "reg_only";
defparam \reset_counter[2] .register_cascade_mode = "off";
defparam \reset_counter[2] .sum_lutc_input = "cin";
defparam \reset_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \reset_counter[3] (
// Equation(s):
// reset_counter[3] = DFFEAS((reset_counter[3] $ ((!\reset_counter[2]~3 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[3]~5  = CARRY(((reset_counter[3] & !\reset_counter[2]~3 )))
// \reset_counter[3]~5COUT1_26  = CARRY(((reset_counter[3] & !\reset_counter[2]~3COUT1_25 )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(reset_counter[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(gnd),
	.cin0(\reset_counter[2]~3 ),
	.cin1(\reset_counter[2]~3COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[3]),
	.cout(),
	.cout0(\reset_counter[3]~5 ),
	.cout1(\reset_counter[3]~5COUT1_26 ));
// synopsys translate_off
defparam \reset_counter[3] .cin0_used = "true";
defparam \reset_counter[3] .cin1_used = "true";
defparam \reset_counter[3] .lut_mask = "c30c";
defparam \reset_counter[3] .operation_mode = "arithmetic";
defparam \reset_counter[3] .output_mode = "reg_only";
defparam \reset_counter[3] .register_cascade_mode = "off";
defparam \reset_counter[3] .sum_lutc_input = "cin";
defparam \reset_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \reset_counter[4] (
// Equation(s):
// reset_counter[4] = DFFEAS(reset_counter[4] $ ((((\reset_counter[3]~5 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[4]~7  = CARRY(((!\reset_counter[3]~5 )) # (!reset_counter[4]))
// \reset_counter[4]~7COUT1_27  = CARRY(((!\reset_counter[3]~5COUT1_26 )) # (!reset_counter[4]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(gnd),
	.cin0(\reset_counter[3]~5 ),
	.cin1(\reset_counter[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[4]),
	.cout(),
	.cout0(\reset_counter[4]~7 ),
	.cout1(\reset_counter[4]~7COUT1_27 ));
// synopsys translate_off
defparam \reset_counter[4] .cin0_used = "true";
defparam \reset_counter[4] .cin1_used = "true";
defparam \reset_counter[4] .lut_mask = "5a5f";
defparam \reset_counter[4] .operation_mode = "arithmetic";
defparam \reset_counter[4] .output_mode = "reg_only";
defparam \reset_counter[4] .register_cascade_mode = "off";
defparam \reset_counter[4] .sum_lutc_input = "cin";
defparam \reset_counter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \reset_counter[5] (
// Equation(s):
// reset_counter[5] = DFFEAS((reset_counter[5] $ ((!\reset_counter[4]~7 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[5]~9  = CARRY(((reset_counter[5] & !\reset_counter[4]~7COUT1_27 )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(reset_counter[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(gnd),
	.cin0(\reset_counter[4]~7 ),
	.cin1(\reset_counter[4]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[5]),
	.cout(\reset_counter[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_counter[5] .cin0_used = "true";
defparam \reset_counter[5] .cin1_used = "true";
defparam \reset_counter[5] .lut_mask = "c30c";
defparam \reset_counter[5] .operation_mode = "arithmetic";
defparam \reset_counter[5] .output_mode = "reg_only";
defparam \reset_counter[5] .register_cascade_mode = "off";
defparam \reset_counter[5] .sum_lutc_input = "cin";
defparam \reset_counter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \reset_counter[8] (
// Equation(s):
// reset_counter[8] = DFFEAS((reset_counter[8] $ (((!\reset_counter[5]~9  & \reset_counter[7]~13 ) # (\reset_counter[5]~9  & \reset_counter[7]~13COUT1_29 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[8]~15  = CARRY(((!\reset_counter[7]~13 ) # (!reset_counter[8])))
// \reset_counter[8]~15COUT1_30  = CARRY(((!\reset_counter[7]~13COUT1_29 ) # (!reset_counter[8])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(reset_counter[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[5]~9 ),
	.cin0(\reset_counter[7]~13 ),
	.cin1(\reset_counter[7]~13COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[8]),
	.cout(),
	.cout0(\reset_counter[8]~15 ),
	.cout1(\reset_counter[8]~15COUT1_30 ));
// synopsys translate_off
defparam \reset_counter[8] .cin0_used = "true";
defparam \reset_counter[8] .cin1_used = "true";
defparam \reset_counter[8] .cin_used = "true";
defparam \reset_counter[8] .lut_mask = "3c3f";
defparam \reset_counter[8] .operation_mode = "arithmetic";
defparam \reset_counter[8] .output_mode = "reg_only";
defparam \reset_counter[8] .register_cascade_mode = "off";
defparam \reset_counter[8] .sum_lutc_input = "cin";
defparam \reset_counter[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \reset_counter[9] (
// Equation(s):
// reset_counter[9] = DFFEAS(reset_counter[9] $ ((((!(!\reset_counter[5]~9  & \reset_counter[8]~15 ) # (\reset_counter[5]~9  & \reset_counter[8]~15COUT1_30 ))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[9]~17  = CARRY((reset_counter[9] & ((!\reset_counter[8]~15 ))))
// \reset_counter[9]~17COUT1_31  = CARRY((reset_counter[9] & ((!\reset_counter[8]~15COUT1_30 ))))

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[5]~9 ),
	.cin0(\reset_counter[8]~15 ),
	.cin1(\reset_counter[8]~15COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[9]),
	.cout(),
	.cout0(\reset_counter[9]~17 ),
	.cout1(\reset_counter[9]~17COUT1_31 ));
// synopsys translate_off
defparam \reset_counter[9] .cin0_used = "true";
defparam \reset_counter[9] .cin1_used = "true";
defparam \reset_counter[9] .cin_used = "true";
defparam \reset_counter[9] .lut_mask = "a50a";
defparam \reset_counter[9] .operation_mode = "arithmetic";
defparam \reset_counter[9] .output_mode = "reg_only";
defparam \reset_counter[9] .register_cascade_mode = "off";
defparam \reset_counter[9] .sum_lutc_input = "cin";
defparam \reset_counter[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \reset_counter[10] (
// Equation(s):
// reset_counter[10] = DFFEAS(reset_counter[10] $ (((((!\reset_counter[5]~9  & \reset_counter[9]~17 ) # (\reset_counter[5]~9  & \reset_counter[9]~17COUT1_31 ))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )
// \reset_counter[10]~19  = CARRY(((!\reset_counter[9]~17COUT1_31 )) # (!reset_counter[10]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[5]~9 ),
	.cin0(\reset_counter[9]~17 ),
	.cin1(\reset_counter[9]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[10]),
	.cout(\reset_counter[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_counter[10] .cin0_used = "true";
defparam \reset_counter[10] .cin1_used = "true";
defparam \reset_counter[10] .cin_used = "true";
defparam \reset_counter[10] .lut_mask = "5a5f";
defparam \reset_counter[10] .operation_mode = "arithmetic";
defparam \reset_counter[10] .output_mode = "reg_only";
defparam \reset_counter[10] .register_cascade_mode = "off";
defparam \reset_counter[10] .sum_lutc_input = "cin";
defparam \reset_counter[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \reset_counter[11] (
// Equation(s):
// reset_counter[11] = DFFEAS(reset_counter[11] $ ((((!\reset_counter[10]~19 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , \LessThan0~3_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(reset_counter[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~3_combout ),
	.cin(\reset_counter[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(reset_counter[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_counter[11] .cin_used = "true";
defparam \reset_counter[11] .lut_mask = "a5a5";
defparam \reset_counter[11] .operation_mode = "normal";
defparam \reset_counter[11] .output_mode = "reg_only";
defparam \reset_counter[11] .register_cascade_mode = "off";
defparam \reset_counter[11] .sum_lutc_input = "cin";
defparam \reset_counter[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!reset_counter[11] & (!reset_counter[8] & (!reset_counter[10] & !reset_counter[9])))

	.clk(gnd),
	.dataa(reset_counter[11]),
	.datab(reset_counter[8]),
	.datac(reset_counter[10]),
	.datad(reset_counter[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "0001";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ((\LessThan0~2_combout  & (\LessThan0~1_combout  & \LessThan0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan0~2_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "c000";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell reset_signal_reg(
// Equation(s):
// \reset_signal_reg~regout  = DFFEAS((((!\LessThan0~3_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\RST~combout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\LessThan0~3_combout ),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reset_signal_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam reset_signal_reg.lut_mask = "00ff";
defparam reset_signal_reg.operation_mode = "normal";
defparam reset_signal_reg.output_mode = "reg_only";
defparam reset_signal_reg.register_cascade_mode = "off";
defparam reset_signal_reg.sum_lutc_input = "datac";
defparam reset_signal_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~20_combout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5])))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~5_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .lut_mask = "0ccc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6] $ ((((!(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22  & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45 )))))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17COUT1_46  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~7COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17COUT1_46 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~15_combout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0  = (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6] & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5] & (!G1_counter_reg[7] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4])))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [7] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [6]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .lut_mask = "0004";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [7] $ (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22  & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17COUT1_46 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~22 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~17COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .lut_mask = "3c3c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1  = (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2] & (G1_counter_reg[1] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~25_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~0 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .lut_mask = "1000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~35_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .lut_mask = "0ccc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~30_combout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge  = (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout  & (((!G1_counter_reg[0] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0_combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout ),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Add0~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .lut_mask = "0500";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout  = DFFEAS((((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .lut_mask = "0f00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout  $ 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .lut_mask = "5d80";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .lut_mask = "fccc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .lut_mask = "0cc0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .lut_mask = "f000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout )))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|Add1~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .lut_mask = "486a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .lut_mask = "8000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .lut_mask = "eaee";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]) # (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .lut_mask = "afaa";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]) # ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .lut_mask = "fcfc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout )))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5] & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .lut_mask = "e2f0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] & (((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_txe_n_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .lut_mask = "0257";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout  = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5] & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7])) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ))))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .lut_mask = "3120";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4] & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1])) # (!\reset_signal_reg~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.datad(\reset_signal_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .lut_mask = "0cff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1] & \reset_signal_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.datad(\reset_signal_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .lut_mask = "f000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~1_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .lut_mask = "3322";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ) # (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .lut_mask = "fc54";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [1] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0]))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .lut_mask = "0c0c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [1]) # ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [1]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .lut_mask = "f8f8";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read~regout  = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read .synch_mode = "on";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \UART_IN~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\UART_IN~combout ),
	.padio(UART_IN));
// synopsys translate_off
defparam \UART_IN~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell uart_meta(
// Equation(s):
// \uart_meta~regout  = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \UART_IN~combout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_IN~combout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_meta~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam uart_meta.lut_mask = "0000";
defparam uart_meta.operation_mode = "normal";
defparam uart_meta.output_mode = "reg_only";
defparam uart_meta.register_cascade_mode = "off";
defparam uart_meta.sum_lutc_input = "datac";
defparam uart_meta.synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell uart_mid(
// Equation(s):
// \uart_mid~regout  = DFFEAS((((\uart_meta~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_meta~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_mid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam uart_mid.lut_mask = "ff00";
defparam uart_mid.operation_mode = "normal";
defparam uart_mid.output_mode = "reg_only";
defparam uart_mid.register_cascade_mode = "off";
defparam uart_mid.sum_lutc_input = "datac";
defparam uart_mid.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2] $ (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .lut_mask = "060c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2] & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .lut_mask = "0020";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout  = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge  & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , 
// , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always4~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .lut_mask = "c000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] $ 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout )), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7COUT1_9  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7COUT1_9 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .lut_mask = "6688";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1] $ 
// ((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7 )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3COUT1_10  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7COUT1_9 )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[0]~7COUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3COUT1_10 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2] $ 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5COUT1_11  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3COUT1_10 )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[1]~3COUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5COUT1_11 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell uart_txd(
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1] & (uart_txd & !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2])))
// \uart_txd~regout  = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \uart_mid~regout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]),
	.datac(\uart_mid~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0 ),
	.regout(\uart_txd~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam uart_txd.lut_mask = "0020";
defparam uart_txd.operation_mode = "normal";
defparam uart_txd.output_mode = "reg_and_comb";
defparam uart_txd.register_cascade_mode = "off";
defparam uart_txd.sum_lutc_input = "qfbk";
defparam uart_txd.synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1  = ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  & (L1_rxd_reg)))
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout  = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , 
// \uart_txd~regout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.datac(\uart_txd~regout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .lut_mask = "c0c0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 ) # ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg 
// [0] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout  & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~1 ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|counter_reg [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .lut_mask = "abaa";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout ),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .lut_mask = "005f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] $ 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .lut_mask = "0666";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [2]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .lut_mask = "8800";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5  $ 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[2]~5COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .lut_mask = "0ff0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout  & 
// (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1] & !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .lut_mask = "04cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .lut_mask = "ccec";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1] & 
// (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [1]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .lut_mask = "0505";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] & !\uart_txd~regout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datad(\uart_txd~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .lut_mask = "0002";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3] $ 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3] $ (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|rxd_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always8~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[0]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .lut_mask = "134c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout  = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|clk16_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk_enable~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always9~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .lut_mask = "4000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .lut_mask = "a0a0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout  = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read~regout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rx_byte_read~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~0 ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~1_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .lut_mask = "3222";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout )))), GLOBAL(\CLK_66MHZ~combout 
// ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .lut_mask = "d888";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|DATA_READY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .lut_mask = "30ba";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [3]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .lut_mask = "f888";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|sample_clk~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .lut_mask = "f000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7] = DFFEAS((\uart_txd~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(\uart_txd~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .lut_mask = "7b00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .lut_mask = "7b00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|serial_clk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .lut_mask = "0800";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [6] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6])) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .lut_mask = "ce0a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout )))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [7]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .lut_mask = "a0a0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6])))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .lut_mask = "0cac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .lut_mask = "f0ff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .lut_mask = "0d5d";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0])), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3COUT1_20  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3COUT1_20 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .lut_mask = "33cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3 ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1COUT1_21  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3COUT1_20 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux 
// [1])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[0]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1COUT1_21 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOHA~combout [0]),
	.padio(LB_IOHA[0]));
// synopsys translate_off
defparam \LB_IOHA[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell transfer_write_reg(
// Equation(s):
// \transfer_write_byte~1  = ((transfer_write_reg $ (\LB_IOHA~combout [0])))
// \transfer_write_reg~regout  = DFFEAS(\transfer_write_byte~1 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \LB_IOHA~combout [0], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\LB_IOHA~combout [0]),
	.datad(\LB_IOHA~combout [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\transfer_write_byte~1 ),
	.regout(\transfer_write_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam transfer_write_reg.lut_mask = "0ff0";
defparam transfer_write_reg.operation_mode = "normal";
defparam transfer_write_reg.output_mode = "reg_and_comb";
defparam transfer_write_reg.register_cascade_mode = "off";
defparam transfer_write_reg.sum_lutc_input = "qfbk";
defparam transfer_write_reg.synch_mode = "on";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [0]),
	.padio(LB_IOL[0]));
// synopsys translate_off
defparam \LB_IOL[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \transfer_write_byte[6] (
// Equation(s):
// transfer_write_byte[6] = DFFEAS(((!\transfer_write_reg~regout  & (\LB_IOHA~combout [0] & \LB_IOL~combout [0]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\transfer_write_reg~regout ),
	.datac(\LB_IOHA~combout [0]),
	.datad(\LB_IOL~combout [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[6] .lut_mask = "3000";
defparam \transfer_write_byte[6] .operation_mode = "normal";
defparam \transfer_write_byte[6] .output_mode = "reg_only";
defparam \transfer_write_byte[6] .register_cascade_mode = "off";
defparam \transfer_write_byte[6] .sum_lutc_input = "datac";
defparam \transfer_write_byte[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell transfer_write(
// Equation(s):
// \transfer_write~regout  = DFFEAS(((!\transfer_write_reg~regout  & ((\LB_IOHA~combout [0]) # (\transfer_write~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOHA~combout [0]),
	.datac(\transfer_write~regout ),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\transfer_write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam transfer_write.lut_mask = "00fc";
defparam transfer_write.operation_mode = "normal";
defparam transfer_write.output_mode = "reg_only";
defparam transfer_write.register_cascade_mode = "off";
defparam transfer_write.sum_lutc_input = "datac";
defparam transfer_write.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \ACTIVE_TRANSFER_INST|start_transfer_in (
// Equation(s):
// \ACTIVE_TRANSFER_INST|start_transfer_reg~0  = ((D1_start_transfer_in & ((\ACTIVE_TRANSFER_INST|start_transfer_count [1]) # (!\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ))) # (!D1_start_transfer_in & ((\ACTIVE_TRANSFER_INST|start_transfer_reg~regout 
// ))))
// \ACTIVE_TRANSFER_INST|start_transfer_in~regout  = DFFEAS(\ACTIVE_TRANSFER_INST|start_transfer_reg~0 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \transfer_write~regout , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_TRANSFER_INST|start_transfer_count [1]),
	.datab(vcc),
	.datac(\transfer_write~regout ),
	.datad(\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_TRANSFER_INST|start_transfer_reg~0 ),
	.regout(\ACTIVE_TRANSFER_INST|start_transfer_in~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .lut_mask = "aff0";
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .operation_mode = "normal";
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .output_mode = "reg_and_comb";
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .register_cascade_mode = "off";
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .sum_lutc_input = "qfbk";
defparam \ACTIVE_TRANSFER_INST|start_transfer_in .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \ACTIVE_TRANSFER_INST|start_transfer_reg (
// Equation(s):
// \ACTIVE_TRANSFER_INST|start_transfer_reg~regout  = DFFEAS((((\ACTIVE_TRANSFER_INST|start_transfer_in~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_TRANSFER_INST|start_transfer_reg~0 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_TRANSFER_INST|start_transfer_in~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_TRANSFER_INST|start_transfer_reg~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .lut_mask = "ff00";
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .operation_mode = "normal";
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .output_mode = "reg_only";
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .register_cascade_mode = "off";
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .sum_lutc_input = "datac";
defparam \ACTIVE_TRANSFER_INST|start_transfer_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \ACTIVE_TRANSFER_INST|start_transfer_count[0] (
// Equation(s):
// \ACTIVE_TRANSFER_INST|start_transfer_count [0] = DFFEAS((\ACTIVE_TRANSFER_INST|start_transfer_reg~regout  & (\ACTIVE_TRANSFER_INST|start_transfer_in~regout  & (\ACTIVE_TRANSFER_INST|start_transfer_count [1] $ (!\ACTIVE_TRANSFER_INST|start_transfer_count 
// [0])))) # (!\ACTIVE_TRANSFER_INST|start_transfer_reg~regout  & (((\ACTIVE_TRANSFER_INST|start_transfer_count [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_TRANSFER_INST|start_transfer_count [1]),
	.datab(\ACTIVE_TRANSFER_INST|start_transfer_in~regout ),
	.datac(\ACTIVE_TRANSFER_INST|start_transfer_count [0]),
	.datad(\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_TRANSFER_INST|start_transfer_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .lut_mask = "84f0";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .operation_mode = "normal";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .output_mode = "reg_only";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \ACTIVE_TRANSFER_INST|start_transfer_count[1] (
// Equation(s):
// \ACTIVE_TRANSFER_INST|start_transfer_count [1] = DFFEAS((\ACTIVE_TRANSFER_INST|start_transfer_reg~regout  & (\ACTIVE_TRANSFER_INST|start_transfer_in~regout  & ((\ACTIVE_TRANSFER_INST|start_transfer_count [1]) # (\ACTIVE_TRANSFER_INST|start_transfer_count 
// [0])))) # (!\ACTIVE_TRANSFER_INST|start_transfer_reg~regout  & (\ACTIVE_TRANSFER_INST|start_transfer_count [1])), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_TRANSFER_INST|start_transfer_count [1]),
	.datab(\ACTIVE_TRANSFER_INST|start_transfer_in~regout ),
	.datac(\ACTIVE_TRANSFER_INST|start_transfer_count [0]),
	.datad(\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_TRANSFER_INST|start_transfer_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .lut_mask = "c8aa";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .operation_mode = "normal";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .output_mode = "reg_only";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .sum_lutc_input = "datac";
defparam \ACTIVE_TRANSFER_INST|start_transfer_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \ACTIVE_TRANSFER_INST|to_transfer_update (
// Equation(s):
// \ACTIVE_TRANSFER_INST|to_transfer_update~regout  = DFFEAS(((\ACTIVE_TRANSFER_INST|start_transfer_in~regout  & ((!\ACTIVE_TRANSFER_INST|start_transfer_reg~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_TRANSFER_INST|start_transfer_reg~0 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_TRANSFER_INST|start_transfer_in~regout ),
	.datac(vcc),
	.datad(\ACTIVE_TRANSFER_INST|start_transfer_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_TRANSFER_INST|start_transfer_reg~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_TRANSFER_INST|to_transfer_update~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .lut_mask = "00cc";
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .operation_mode = "normal";
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .output_mode = "reg_only";
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .register_cascade_mode = "off";
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .sum_lutc_input = "datac";
defparam \ACTIVE_TRANSFER_INST|to_transfer_update .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .lut_mask = "fffc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ) 
// # ((\ACTIVE_TRANSFER_INST|to_transfer_update~regout  & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout  & 
// (\ACTIVE_TRANSFER_INST|to_transfer_update~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_TRANSFER_INST|to_transfer_update~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .lut_mask = "f220";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host_delay~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .lut_mask = "c4f4";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  = DFFEAS((\ACTIVE_TRANSFER_INST|to_transfer_update~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ))))) # 
// (!\ACTIVE_TRANSFER_INST|to_transfer_update~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_TRANSFER_INST|to_transfer_update~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~2_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .lut_mask = "d0f2";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & (\ACTIVE_TRANSFER_INST|to_transfer_update~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datac(\ACTIVE_TRANSFER_INST|to_transfer_update~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .lut_mask = "3030";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [6] = DFFEAS((((transfer_write_byte[6]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , , 
// , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(transfer_write_byte[6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1] = DFFEAS(VCC, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .lut_mask = "ffff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1 ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_22  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1COUT1_21 
// )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[1]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_22 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3]))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_23  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_22 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux 
// [3]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_23 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4] $ ((((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_23 ))))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4]),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5]))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .lut_mask = "0001";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6] $ ((((!(!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24 ))))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24 ))))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7] $ (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15COUT1_26  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux 
// [7])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15COUT1_26 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8] = DFFEAS((((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15 ) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15COUT1_26 ) $ (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8]))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always4~0_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~18_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[7]~15COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .lut_mask = "f00f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~0_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [8]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .lut_mask = "0002";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1])))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout )

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .lut_mask = "d9ff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [6] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [6]))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .lut_mask = "f033";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[6] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [6]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [6])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [7] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [7]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [1]),
	.padio(LB_IOL[1]));
// synopsys translate_off
defparam \LB_IOL[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \transfer_write_byte[7] (
// Equation(s):
// transfer_write_byte[7] = DFFEAS(((\LB_IOHA~combout [0] & (\LB_IOL~combout [1] & !\transfer_write_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOHA~combout [0]),
	.datac(\LB_IOL~combout [1]),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[7] .lut_mask = "00c0";
defparam \transfer_write_byte[7] .operation_mode = "normal";
defparam \transfer_write_byte[7] .output_mode = "reg_only";
defparam \transfer_write_byte[7] .register_cascade_mode = "off";
defparam \transfer_write_byte[7] .sum_lutc_input = "datac";
defparam \transfer_write_byte[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [7] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[7], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[7]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [7] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [7]))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .lut_mask = "f033";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[7] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [7]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [7])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [7]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0  = (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6] & (((J1_USB_REGISTER_DECODE[7] & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout 
// ))))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [7] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .lut_mask = "5000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0])
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39COUT1_43  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39COUT1_43 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .lut_mask = "55aa";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34COUT1_44  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39COUT1_43 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~39COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34COUT1_44 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29COUT1_45  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~34COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29COUT1_45 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .lut_mask = "70b0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .lut_mask = "70b0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .lut_mask = "70b0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [5]),
	.padio(LB_IOL[5]));
// synopsys translate_off
defparam \LB_IOL[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \transfer_write_byte[3] (
// Equation(s):
// transfer_write_byte[3] = DFFEAS(((\LB_IOHA~combout [0] & (\LB_IOL~combout [5] & !\transfer_write_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOHA~combout [0]),
	.datac(\LB_IOL~combout [5]),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[3] .lut_mask = "00c0";
defparam \transfer_write_byte[3] .operation_mode = "normal";
defparam \transfer_write_byte[3] .output_mode = "reg_only";
defparam \transfer_write_byte[3] .register_cascade_mode = "off";
defparam \transfer_write_byte[3] .sum_lutc_input = "datac";
defparam \transfer_write_byte[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[3], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[3]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [3] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [3]))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [3]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .lut_mask = "c0c0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[3] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [3]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [3])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [3]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [5] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [5]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [3]),
	.padio(LB_IOL[3]));
// synopsys translate_off
defparam \LB_IOL[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \transfer_write_byte[5] (
// Equation(s):
// transfer_write_byte[5] = DFFEAS((\LB_IOL~combout [3] & (\LB_IOHA~combout [0] & ((!\transfer_write_reg~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\LB_IOL~combout [3]),
	.datab(\LB_IOHA~combout [0]),
	.datac(vcc),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[5] .lut_mask = "0088";
defparam \transfer_write_byte[5] .operation_mode = "normal";
defparam \transfer_write_byte[5] .output_mode = "reg_only";
defparam \transfer_write_byte[5] .register_cascade_mode = "off";
defparam \transfer_write_byte[5] .sum_lutc_input = "datac";
defparam \transfer_write_byte[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [5] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[5], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[5]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [5] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [5])))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [5]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .lut_mask = "cc00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[5] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [5]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [5])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [5]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [4] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [4]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [2]),
	.padio(LB_IOL[2]));
// synopsys translate_off
defparam \LB_IOL[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \transfer_write_byte[4] (
// Equation(s):
// transfer_write_byte[4] = DFFEAS(((\LB_IOHA~combout [0] & (\LB_IOL~combout [2] & !\transfer_write_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOHA~combout [0]),
	.datac(\LB_IOL~combout [2]),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[4] .lut_mask = "00c0";
defparam \transfer_write_byte[4] .operation_mode = "normal";
defparam \transfer_write_byte[4] .output_mode = "reg_only";
defparam \transfer_write_byte[4] .register_cascade_mode = "off";
defparam \transfer_write_byte[4] .sum_lutc_input = "datac";
defparam \transfer_write_byte[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [4] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[4], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[4]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [4])))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .lut_mask = "f022";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[4] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [4]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [4])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .lut_mask = "00a2";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .lut_mask = "c0c0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout  = (\reset_signal_reg~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 )))

	.clk(gnd),
	.dataa(\reset_signal_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .lut_mask = "8000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [7] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), VCC, , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [7], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [4] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), VCC, , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3]))), GLOBAL(\CLK_66MHZ~combout ), VCC, , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .lut_mask = "7b00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [2] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [4]),
	.padio(LB_IOL[4]));
// synopsys translate_off
defparam \LB_IOL[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \transfer_write_byte[2] (
// Equation(s):
// transfer_write_byte[2] = DFFEAS((\LB_IOL~combout [4] & (\LB_IOHA~combout [0] & ((!\transfer_write_reg~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\LB_IOL~combout [4]),
	.datab(\LB_IOHA~combout [0]),
	.datac(vcc),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[2] .lut_mask = "0088";
defparam \transfer_write_byte[2] .operation_mode = "normal";
defparam \transfer_write_byte[2] .output_mode = "reg_only";
defparam \transfer_write_byte[2] .register_cascade_mode = "off";
defparam \transfer_write_byte[2] .sum_lutc_input = "datac";
defparam \transfer_write_byte[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [2] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[2], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[2]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [2] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [2])))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .lut_mask = "cc00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[2] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [2]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [2])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [2] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), VCC, , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [2], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .lut_mask = "7b00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [1] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [7]),
	.padio(LB_IOL[7]));
// synopsys translate_off
defparam \LB_IOL[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \transfer_write_byte[1] (
// Equation(s):
// transfer_write_byte[1] = DFFEAS(((\LB_IOHA~combout [0] & (\LB_IOL~combout [7] & !\transfer_write_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOHA~combout [0]),
	.datac(\LB_IOL~combout [7]),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[1] .lut_mask = "00c0";
defparam \transfer_write_byte[1] .operation_mode = "normal";
defparam \transfer_write_byte[1] .output_mode = "reg_only";
defparam \transfer_write_byte[1] .register_cascade_mode = "off";
defparam \transfer_write_byte[1] .sum_lutc_input = "datac";
defparam \transfer_write_byte[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [1] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[1], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[1]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [1])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1] & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1])))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .lut_mask = "aa30";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [1]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [1])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [1]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [1] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [1]))), GLOBAL(\CLK_66MHZ~combout ), VCC, , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .lut_mask = "70b0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [0] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout 
// , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [0], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|shift_reg [0]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|always7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOL[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LB_IOL~combout [6]),
	.padio(LB_IOL[6]));
// synopsys translate_off
defparam \LB_IOL[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \transfer_write_byte[0] (
// Equation(s):
// transfer_write_byte[0] = DFFEAS(((\LB_IOL~combout [6] & (\LB_IOHA~combout [0] & !\transfer_write_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \transfer_write_byte~1 , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\LB_IOL~combout [6]),
	.datac(\LB_IOHA~combout [0]),
	.datad(\transfer_write_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\transfer_write_byte~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(transfer_write_byte[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \transfer_write_byte[0] .lut_mask = "00c0";
defparam \transfer_write_byte[0] .operation_mode = "normal";
defparam \transfer_write_byte[0] .output_mode = "reg_only";
defparam \transfer_write_byte[0] .register_cascade_mode = "off";
defparam \transfer_write_byte[0] .sum_lutc_input = "datac";
defparam \transfer_write_byte[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [0] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout , transfer_write_byte[0], , , 
// VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(transfer_write_byte[0]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [0] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [0])))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|payload_from_device [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .lut_mask = "cc00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0  = (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (G1_rcv_storage_reg[0] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [0]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|RX_INST|dout_reg [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_BYTE [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_receive [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .lut_mask = "f531";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|rcv_storage_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [0] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1], , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [0]))), GLOBAL(\CLK_66MHZ~combout ), VCC, , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0]))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37COUT1_41  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37COUT1_41 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .lut_mask = "33cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32COUT1_42  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37COUT1_41 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32COUT1_42 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .lut_mask = "c303";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27COUT1_43  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27COUT1_43 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3]))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22COUT1_44  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27COUT1_43 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3]))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~27COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22COUT1_44 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [4] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [4] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout ),
	.regout(),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), VCC, , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), VCC, , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6] $ ((((!(!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45 )))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7COUT1_46  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~12COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7COUT1_46 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout  = (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7 ) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7COUT1_46 ) $ (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|length_to_device [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~17 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .lut_mask = "0ff0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24COUT1_46  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29COUT1_45 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~29COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24COUT1_46 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~22_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .lut_mask = "f444";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24COUT1_46 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~24COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout ),
	.regout(),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~17_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .lut_mask = "f444";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5] $ ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~12_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .lut_mask = "f444";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] $ ((!(!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9COUT1_48  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~14COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9COUT1_48 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~7_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .lut_mask = "f444";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout  = (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9 ) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9COUT1_48 ) $ (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~19 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~9COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .lut_mask = "0ff0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .lut_mask = "dc50";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0  = CARRY((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41  = CARRY((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~35_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~35 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .lut_mask = "ff44";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~30 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .lut_mask = "ff4d";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~25_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~25 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .lut_mask = "ff4d";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22_cout0  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0 )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43 )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~20_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~27COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~20 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .lut_mask = "ff2b";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44 )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~15 ),
	.regout(),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .lut_mask = "ff2b";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout )))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~10_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~10 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .lut_mask = "ff2b";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~5_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~12COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~5 ),
	.regout(),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .lut_mask = "ff4d";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .output_mode = "none";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46 ) & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout  & (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0 ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46 )) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add5~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~17_cout ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7_cout0 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .lut_mask = "f330";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .lut_mask = "0c3c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .lut_mask = "ffcc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0] $ (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt 
// [1]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout , , , !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3], )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .lut_mask = "0ff0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2] $ (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt 
// [1] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout , , 
// , !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3], )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [0]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .lut_mask = "6a6a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|data_byte_ready_delay_cnt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .lut_mask = "0303";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ) # 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .lut_mask = "3130";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .lut_mask = "3300";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3] & (((H1_control_multiplexor[5] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor 
// [4]))))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [5] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2], \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .lut_mask = "0050";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3] & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~11_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .lut_mask = "f800";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~10_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[3]~13_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~12_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .lut_mask = "ffea";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [5] & (!H1_control_multiplexor[4] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3])))
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [4] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 , GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2], \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 ),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .lut_mask = "0400";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .output_mode = "reg_and_comb";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .sum_lutc_input = "qfbk";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|control_multiplexor[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .lut_mask = "cc88";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[4]~15 ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .lut_mask = "f8f0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3])

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .lut_mask = "0f2f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .lut_mask = "ddc8";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .lut_mask = "0001";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .lut_mask = "0100";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout  & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .lut_mask = "0008";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .lut_mask = "5544";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~27_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .lut_mask = "dc50";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [3]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .lut_mask = "1100";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .lut_mask = "1010";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0  & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always1~0 ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~2_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|FT_245_SM_BUSY~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .lut_mask = "eac0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .lut_mask = "eca0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout  = (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .lut_mask = "000f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout  & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .lut_mask = "eac0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .lut_mask = "aa88";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout  = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_RXF_N~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|transfer_busy~combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .lut_mask = "000c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|ENDPOINT_EN~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .lut_mask = "ce0a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4]) # ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .lut_mask = "ff03";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout )) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next[0]~6_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .lut_mask = "5f13";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0] & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout )))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .lut_mask = "3300";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .lut_mask = "ab0b";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0])), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0])))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_21  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_21 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .lut_mask = "33cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1] $ ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1 ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1 ) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1])))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_22  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_21 ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1])))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[0]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_22 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .lut_mask = "3c3f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2] $ ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3 ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2] & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3 )))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_23  = CARRY(((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_22 )))

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[1]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_23 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .lut_mask = "c30c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3]))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_24  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_23 )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[2]~5COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_24 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4] $ ((((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4] & ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_24 
// ))))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(gnd),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[3]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4]),
	.cout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5] $ ((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 )) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5]))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25  = CARRY(((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 )) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5]))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .lut_mask = "5a5f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6] = DFFEAS(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6] $ ((((!(!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11 ) # (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25 
// ))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , 
// )
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6] & ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11 ))))
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_26  = CARRY((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25 ))))

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[5]~11COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6]),
	.cout(),
	.cout0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13 ),
	.cout1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_26 ));
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .lut_mask = "a50a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .operation_mode = "arithmetic";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4] & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5] & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .lut_mask = "0100";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7] $ (((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13 ) # (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9  & \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_26 
// )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout , , , \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~19_combout ),
	.cin(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[4]~9 ),
	.cin0(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13 ),
	.cin1(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .cin0_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .cin1_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .cin_used = "true";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .lut_mask = "3c3c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .sum_lutc_input = "cin";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7]) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout 
// )) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout )) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout )

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .lut_mask = "f7ff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout  = (((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1]) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0])) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2])) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3])

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [0]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .lut_mask = "7fff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout  & (((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7] & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|LessThan0~0_combout ),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .lut_mask = "0a00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0] & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .lut_mask = "0c0c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0_combout )))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_cntr[6]~17_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .lut_mask = "fda8";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .lut_mask = "c0c0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1] & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .lut_mask = "bba0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]) # ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|read_complete~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [1]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .lut_mask = "ff30";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .lut_mask = "00fc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|comb~2_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .lut_mask = "0f0c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout )))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .lut_mask = "5500";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|block_read_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .lut_mask = "000c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout  & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan4~1_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count_reg~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .lut_mask = "0013";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5_combout ) # (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~5_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .lut_mask = "fffe";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout  & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~37_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .lut_mask = "f444";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .lut_mask = "cc00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .lut_mask = "0400";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ) # 
// (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~2_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~32_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .lut_mask = "f0c0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1])))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~4_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1]~7_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Add3~6_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .lut_mask = "facc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]))))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1] & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_control_mux [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .lut_mask = "770c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout  = DFFEAS((((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2_combout )) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout )), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~1_combout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Selector8~2_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .lut_mask = "33ff";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8] & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .lut_mask = "f050";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]) # ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0])))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .lut_mask = "f1f1";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3] & !\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Decoder1~0 ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .lut_mask = "0f02";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4] & \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout )))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~5_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [4]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|LessThan7~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .lut_mask = "ffea";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0_combout  = (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1] & (((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_byte~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .lut_mask = "00aa";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]) # 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|byte_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[0]~6_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|always8~0_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|Equal2~1_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .lut_mask = "2333";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout  & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_to_host~regout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .lut_mask = "0044";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1] & (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|command_from_device [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|write_data_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .lut_mask = "0c00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1_combout ) # ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0_combout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6] & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|WRITE_READY~combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next~1_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|next[6]~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .lut_mask = "fff2";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout  & (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6])))), GLOBAL(\CLK_66MHZ~combout ), 
// GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|state [6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .lut_mask = "1f10";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout  & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ENDPOINT_REGISTERS_INST|WRITE_EN~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .lut_mask = "00f0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout  & (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5])) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout  & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|next~2_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .lut_mask = "30ba";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6] & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6] & !\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .lut_mask = "88f8";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6])) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [6]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .lut_mask = "c0ea";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]) # ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]) # (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .lut_mask = "fef0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout  & (((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout )))) # (!\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout  & (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete_reg~regout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|state [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|write_complete~0_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .lut_mask = "e0ec";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout  = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_WR~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ) # 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0] & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .lut_mask = "cf8a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout ) # 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout  & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|usb_wr_reg~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .lut_mask = "7530";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|USB_TXE_N~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .lut_mask = "f000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [3]) # ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .lut_mask = "ccfc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|BUFFER_EMPTY~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .lut_mask = "c8c8";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]) # ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .lut_mask = "f4f4";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4] & (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout )))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4] & (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout )))), 
// GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [5]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte_reg~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [4]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .lut_mask = "3530";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0] = DFFEAS((((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout  & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .lut_mask = "000f";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1] $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .lut_mask = "030c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2] $ (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1]))))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge , , , , 
// )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .lut_mask = "006c";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout  = ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .lut_mask = "c000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ) # 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout  & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .lut_mask = "f4fc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3] = DFFEAS(((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout  $ (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout ),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .lut_mask = "050a";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout  & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16x_posedge ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always6~0_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|clk16_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .lut_mask = "8000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0] = DFFEAS(((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout  & 
// ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout 
// , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .lut_mask = "00cc";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  = \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3] $ 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]) # ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .lut_mask = "3636";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout  = ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3] & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .lut_mask = "3030";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [1] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[1]~1 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [1] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [1]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [1]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [5] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[5]~5 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [5] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [5]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [5]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [7] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[7]~6 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [7] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [7]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [7]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout  = (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout  & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk_enable~regout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|serial_clk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .lut_mask = "f000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [7] = DFFEAS((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1] & 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [7] & 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , 
// , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [7]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .lut_mask = "1000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [6] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[6]~7 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [6] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [6]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [6]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [6] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [7])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [6] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [7]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .lut_mask = "aca0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [5] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [6])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [5] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [5]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [6]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .lut_mask = "cac0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [4] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 ))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[4]~4 ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [4] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [4]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [4]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [4] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [5])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [4] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [5]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [4]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .lut_mask = "aca0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[3]~3 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [3] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [3], , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [3]),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [3] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [4])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [3] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [4]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [3]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .lut_mask = "aca0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [2] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[2]~2 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [2] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [2]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [2]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [2] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [3])) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [2] & \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [3]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .lut_mask = "aca0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [1] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [2])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [1] & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout )))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [1]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [2]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .lut_mask = "cac0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [0] = DFFEAS(GND, GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2], 
// \ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 , , , VCC)

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|bd_inout[0]~0 ),
	.datad(vcc),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|state_transmit [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .lut_mask = "0000";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [0] = DFFEAS((((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [0]))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|tx_data_reg [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|write_tx_byte~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .lut_mask = "ff00";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [0] = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [1])))) # (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout  & 
// (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout  & ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [0])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , 
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[3]~6_combout ),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~5_combout ),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [1]),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|din_reg [0]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .lut_mask = "e4a0";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout  = (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2] & 
// (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]))))

	.clk(gnd),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [2]),
	.datab(vcc),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .lut_mask = "0505";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .output_mode = "comb_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxv_lcell \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO (
// Equation(s):
// \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO~regout  = DFFEAS((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout  & 
// ((\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3] & ((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [0]))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3] & (\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0])))) # 
// (!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout  & (((!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [0] & 
// !\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3])))), GLOBAL(\CLK_66MHZ~combout ), GLOBAL(\reset_signal_reg~regout ), , \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout , , , , 
// )

	.clk(\CLK_66MHZ~combout ),
	.dataa(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [0]),
	.datab(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg [0]),
	.datac(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|shift_reg~4_combout ),
	.datad(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|bit_count [3]),
	.aclr(!\reset_signal_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .lut_mask = "30a3";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .operation_mode = "normal";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .output_mode = "reg_only";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .register_cascade_mode = "off";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .sum_lutc_input = "datac";
defparam \ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \UART_OUT~I (
	.datain(!\ACTIVE_SERIAL_LIBRARY_INST|ACTIVE_TRANSFER_UART_INST|uart_inst|TX_INST|SDO~regout ),
	.oe(vcc),
	.combout(),
	.padio(UART_OUT));
// synopsys translate_off
defparam \UART_OUT~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[1]));
// synopsys translate_off
defparam \LB_IOHA[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[2]));
// synopsys translate_off
defparam \LB_IOHA[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[3]));
// synopsys translate_off
defparam \LB_IOHA[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[4]));
// synopsys translate_off
defparam \LB_IOHA[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[5]));
// synopsys translate_off
defparam \LB_IOHA[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[6]));
// synopsys translate_off
defparam \LB_IOHA[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHA[7]));
// synopsys translate_off
defparam \LB_IOHA[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHB[0]));
// synopsys translate_off
defparam \LB_IOHB[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHB[1]));
// synopsys translate_off
defparam \LB_IOHB[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IOHB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IOHB[2]));
// synopsys translate_off
defparam \LB_IOHB[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[0]));
// synopsys translate_off
defparam \LB_COMM[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[1]));
// synopsys translate_off
defparam \LB_COMM[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[2]));
// synopsys translate_off
defparam \LB_COMM[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[3]));
// synopsys translate_off
defparam \LB_COMM[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[4]));
// synopsys translate_off
defparam \LB_COMM[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[5]));
// synopsys translate_off
defparam \LB_COMM[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[6]));
// synopsys translate_off
defparam \LB_COMM[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LB_COMM[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LB_COMM[7]));
// synopsys translate_off
defparam \LB_COMM[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[0]));
// synopsys translate_off
defparam \LB_IO8[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[1]));
// synopsys translate_off
defparam \LB_IO8[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[2]));
// synopsys translate_off
defparam \LB_IO8[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[3]));
// synopsys translate_off
defparam \LB_IO8[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[4]));
// synopsys translate_off
defparam \LB_IO8[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[5]));
// synopsys translate_off
defparam \LB_IO8[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[6]));
// synopsys translate_off
defparam \LB_IO8[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO8[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO8[7]));
// synopsys translate_off
defparam \LB_IO8[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[0]));
// synopsys translate_off
defparam \LB_IO9[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[1]));
// synopsys translate_off
defparam \LB_IO9[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[2]));
// synopsys translate_off
defparam \LB_IO9[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[3]));
// synopsys translate_off
defparam \LB_IO9[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[4]));
// synopsys translate_off
defparam \LB_IO9[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[5]));
// synopsys translate_off
defparam \LB_IO9[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[6]));
// synopsys translate_off
defparam \LB_IO9[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LB_IO9[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(LB_IO9[7]));
// synopsys translate_off
defparam \LB_IO9[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_1~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_1));
// synopsys translate_off
defparam \TR_DIR_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_1~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_1));
// synopsys translate_off
defparam \TR_OE_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_2));
// synopsys translate_off
defparam \TR_DIR_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_2~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_2));
// synopsys translate_off
defparam \TR_OE_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_3~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_3));
// synopsys translate_off
defparam \TR_DIR_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_3~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_3));
// synopsys translate_off
defparam \TR_OE_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_4~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_4));
// synopsys translate_off
defparam \TR_DIR_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_4~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_4));
// synopsys translate_off
defparam \TR_OE_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_5~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_5));
// synopsys translate_off
defparam \TR_DIR_5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_5~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_5));
// synopsys translate_off
defparam \TR_OE_5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SW_USER_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SW_USER_1));
// synopsys translate_off
defparam \SW_USER_1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SW_USER_2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SW_USER_2));
// synopsys translate_off
defparam \SW_USER_2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[0]~I (
	.datain(!\transfer_write_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[0]));
// synopsys translate_off
defparam \LED[0]~I .open_drain_output = "true";
defparam \LED[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[1]~I (
	.datain(!\transfer_write_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[1]));
// synopsys translate_off
defparam \LED[1]~I .open_drain_output = "true";
defparam \LED[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[2]~I (
	.datain(!\LB_IOHA~combout [0]),
	.oe(vcc),
	.combout(),
	.padio(LED[2]));
// synopsys translate_off
defparam \LED[2]~I .open_drain_output = "true";
defparam \LED[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED[3]));
// synopsys translate_off
defparam \LED[3]~I .open_drain_output = "true";
defparam \LED[3]~I .operation_mode = "output";
// synopsys translate_on

endmodule
