Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 20:25:31 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.82 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.82 f
  data arrival time                                                 26.82

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.82
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.82 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.82 f
  data arrival time                                                 26.82

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.82
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.82 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.82 f
  data arrival time                                                 26.82

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.82
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.82 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.82 f
  data arrival time                                                 26.82

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.82
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.80


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       10.81


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.77 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.77 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.77 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.77 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.77 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.77 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.77 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.77 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.74 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.74 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.74 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.74 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.74 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.74 f
  data arrival time                                                 26.74

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.74
  --------------------------------------------------------------------------
  slack (MET)                                                       10.86


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.71 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.71 f
  data arrival time                                                 26.71

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.71
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.71 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.71 f
  data arrival time                                                 26.71

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.71
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.71 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.71 f
  data arrival time                                                 26.71

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.71
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.71 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.71 f
  data arrival time                                                 26.71

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.71
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.86 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.86 r
  data arrival time                                                 26.86

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.86
  --------------------------------------------------------------------------
  slack (MET)                                                       10.94


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.86 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.86 r
  data arrival time                                                 26.86

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.86
  --------------------------------------------------------------------------
  slack (MET)                                                       10.94


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.86 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.86 r
  data arrival time                                                 26.86

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.86
  --------------------------------------------------------------------------
  slack (MET)                                                       10.94


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.13 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.44 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.91 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.37 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.84 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.31 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.77 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.70 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.63 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.45 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.86 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.86 r
  data arrival time                                                 26.86

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.86
  --------------------------------------------------------------------------
  slack (MET)                                                       10.94


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.96


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.96


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.96


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.82 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.75 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.08 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.96


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.97


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.97


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.97


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.10 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.42 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.88 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.35 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.81 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.28 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.74 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.21 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.68 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.14 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.61 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.07 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.54 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.01 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.42 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.84 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.84 r
  data arrival time                                                 26.84

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.84
  --------------------------------------------------------------------------
  slack (MET)                                                       10.97


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.08 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.86 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.19 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.52 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.40 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.10      19.07 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.39 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.85 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.32 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.79 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.25 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.72 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.18 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.65 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.12 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.58 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.05 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.51 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.98 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.39 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.81 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.81 r
  data arrival time                                                 26.81

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.99


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U514/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U566/Y (XOR2XL)                                0.42      26.79 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 r
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       11.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U510/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U565/Y (XOR2XL)                                0.42      26.79 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 r
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       11.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U522/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U567/Y (XOR2XL)                                0.42      26.79 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 r
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       11.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U243/Y (AND3XL)                                         0.52      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      17.99 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      17.98 f
  UFIRROOT/U518/S (ADDFXL)                                1.07      19.05 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.36 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.83 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.30 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.76 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.23 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.69 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      23.16 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.63 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.09 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.56 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.02 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.49 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.95 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.37 f
  UFIRROOT/U434/Y (XOR2XL)                                0.42      26.79 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 r
  data arrival time                                                 26.79

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.20      37.80
  data required time                                                37.80
  --------------------------------------------------------------------------
  data required time                                                37.80
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                       11.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U412/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U514/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.04


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U396/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U510/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.04


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U380/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U522/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.04


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U365/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U518/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.04


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.55 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.55 f
  data arrival time                                                 26.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.55
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.49      16.49 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.49 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.46 f
  UFIRROOT/U412/Y (NOR2X1)                                0.32      17.78 r
  UFIRROOT/U514/S (ADDFXL)                                1.08      18.85 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.17 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.63 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.10 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.03 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.96 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.43 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.36 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.29 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.17 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.54 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.54 f
  data arrival time                                                 26.54

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.49      16.49 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.49 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.46 f
  UFIRROOT/U396/Y (NOR2X1)                                0.32      17.78 r
  UFIRROOT/U510/S (ADDFXL)                                1.08      18.85 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.17 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.63 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.10 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.03 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.96 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.43 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.36 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.29 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.17 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.54 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.54 f
  data arrival time                                                 26.54

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.49      16.49 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.49 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.46 f
  UFIRROOT/U380/Y (NOR2X1)                                0.32      17.78 r
  UFIRROOT/U522/S (ADDFXL)                                1.08      18.85 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.17 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.63 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.10 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.03 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.96 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.43 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.36 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.29 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.17 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.54 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.54 f
  data arrival time                                                 26.54

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.49      16.49 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.49 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.46 f
  UFIRROOT/U365/Y (NOR2X1)                                0.32      17.78 r
  UFIRROOT/U518/S (ADDFXL)                                1.08      18.85 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.17 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.63 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.10 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.03 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.96 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.43 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.36 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.29 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.17 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.54 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.54 f
  data arrival time                                                 26.54

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U412/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U514/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.53 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.53 f
  data arrival time                                                 26.53

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.53
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U396/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U510/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.53 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.53 f
  data arrival time                                                 26.53

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.53
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U380/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U522/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.53 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.53 f
  data arrival time                                                 26.53

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.53
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U243/Y (AND3XL)                                         0.50      16.50 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.50 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.47 f
  UFIRROOT/U365/Y (NOR2X1)                                0.32      17.79 r
  UFIRROOT/U518/S (ADDFXL)                                1.08      18.86 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.18 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.65 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.58 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.51 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.91 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.84 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.77 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.53 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.53 f
  data arrival time                                                 26.53

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.53
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U514/CO (ADDFXL)                               1.30      19.30 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       1.31      20.61 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.08 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.55 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.48 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.41 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U510/CO (ADDFXL)                               1.30      19.30 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       1.31      20.61 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.08 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.55 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.48 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.41 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U522/CO (ADDFXL)                               1.30      19.30 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       1.31      20.61 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.08 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.55 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.48 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.41 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.55      16.55 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.55 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.02 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.00 f
  UFIRROOT/U518/CO (ADDFXL)                               1.30      19.30 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       1.31      20.61 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.08 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.55 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.48 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.41 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U412/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U514/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U566/Y (XOR2XL)                                0.34      26.52 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U396/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U510/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U565/Y (XOR2XL)                                0.34      26.52 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U380/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U522/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U567/Y (XOR2XL)                                0.34      26.52 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U243/Y (AND3XL)                                         0.58      16.58 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.58 f
  UFIRROOT/U443/Y (INVX1)                                 1.47      18.05 r
  UFIRROOT/U365/Y (NOR2X1)                               -0.02      18.03 f
  UFIRROOT/U518/CO (ADDFXL)                               1.30      19.33 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       1.31      20.64 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.11 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.57 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.04 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.50 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.97 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.44 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.90 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.37 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.83 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.30 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.76 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.18 f
  UFIRROOT/U434/Y (XOR2XL)                                0.34      26.52 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.43 f
  UFIRROOT/U412/Y (NOR2X1)                                0.32      17.75 r
  UFIRROOT/U514/S (ADDFXL)                                1.08      18.83 f
  UFIRROOT/intadd_3/U15/CO (ADDFXL)                       1.32      20.14 f
  UFIRROOT/intadd_3/U14/CO (ADDFXL)                       0.47      20.61 f
  UFIRROOT/intadd_3/U13/CO (ADDFXL)                       0.47      21.07 f
  UFIRROOT/intadd_3/U12/CO (ADDFXL)                       0.47      21.54 f
  UFIRROOT/intadd_3/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_3/U10/CO (ADDFXL)                       0.47      22.47 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.40 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.33 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      24.80 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      25.73 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U566/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.08


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.43 f
  UFIRROOT/U396/Y (NOR2X1)                                0.32      17.75 r
  UFIRROOT/U510/S (ADDFXL)                                1.08      18.83 f
  UFIRROOT/intadd_2/U15/CO (ADDFXL)                       1.32      20.14 f
  UFIRROOT/intadd_2/U14/CO (ADDFXL)                       0.47      20.61 f
  UFIRROOT/intadd_2/U13/CO (ADDFXL)                       0.47      21.07 f
  UFIRROOT/intadd_2/U12/CO (ADDFXL)                       0.47      21.54 f
  UFIRROOT/intadd_2/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_2/U10/CO (ADDFXL)                       0.47      22.47 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.40 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.33 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      24.80 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      25.73 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U565/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.08


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.43 f
  UFIRROOT/U380/Y (NOR2X1)                                0.32      17.75 r
  UFIRROOT/U522/S (ADDFXL)                                1.08      18.83 f
  UFIRROOT/intadd_1/U15/CO (ADDFXL)                       1.32      20.14 f
  UFIRROOT/intadd_1/U14/CO (ADDFXL)                       0.47      20.61 f
  UFIRROOT/intadd_1/U13/CO (ADDFXL)                       0.47      21.07 f
  UFIRROOT/intadd_1/U12/CO (ADDFXL)                       0.47      21.54 f
  UFIRROOT/intadd_1/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_1/U10/CO (ADDFXL)                       0.47      22.47 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.40 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.33 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      24.80 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      25.73 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U567/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.08


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[1] (in)                                          0.00      16.00 r
  U243/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U443/Y (INVX1)                                 0.97      17.43 f
  UFIRROOT/U365/Y (NOR2X1)                                0.32      17.75 r
  UFIRROOT/U518/S (ADDFXL)                                1.08      18.83 f
  UFIRROOT/intadd_0/U15/CO (ADDFXL)                       1.32      20.14 f
  UFIRROOT/intadd_0/U14/CO (ADDFXL)                       0.47      20.61 f
  UFIRROOT/intadd_0/U13/CO (ADDFXL)                       0.47      21.07 f
  UFIRROOT/intadd_0/U12/CO (ADDFXL)                       0.47      21.54 f
  UFIRROOT/intadd_0/U11/CO (ADDFXL)                       0.47      22.01 f
  UFIRROOT/intadd_0/U10/CO (ADDFXL)                       0.47      22.47 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        0.47      22.94 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.40 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      23.87 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.33 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      24.80 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      25.73 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.41      26.15 f
  UFIRROOT/U434/Y (XOR2XL)                                0.37      26.52 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.52 f
  data arrival time                                                 26.52

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -26.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.08


1
