
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_76K | 0.098 | 0.20 | 50.00 | 2.28 | 0.5 |  [[Verilog](add8se_76K.v)]  [[C](add8se_76K.c)] |
| add8se_71R | 0.18 | 0.39 | 68.75 | 3.65 | 1.2 |  [[Verilog](add8se_71R.v)]  [[C](add8se_71R.c)] |
| add8se_74M | 0.43 | 0.98 | 87.50 | 9.14 | 7.5 |  [[Verilog](add8se_74M.v)]  [[C](add8se_74M.c)] |
| add8se_726 | 0.68 | 1.56 | 90.53 | 13.74 | 18 |  [[Verilog](add8se_726.v)]  [[C](add8se_726.c)] |
| add8se_7FV | 1.09 | 2.73 | 95.70 | 21.05 | 43 |  [[Verilog](add8se_7FV.v)]  [[C](add8se_7FV.c)] |
| add8se_7DA | 1.91 | 4.49 | 99.22 | 44.92 | 139 |  [[Verilog](add8se_7DA.v)]  [[C](add8se_7DA.c)] |
| add8se_7HZ | 3.30 | 8.20 | 98.44 | 66.81 | 401 |  [[Verilog](add8se_7HZ.v)]  [[C](add8se_7HZ.c)] |
| add8se_7B7 | 6.13 | 12.50 | 99.68 | 125.41 | 1184 |  [[Verilog](add8se_7B7.v)]  [[C](add8se_7B7.c)] |
| add8se_7NX | 12.46 | 25.00 | 99.98 | 250.03 | 4749 |  [[Verilog](add8se_7NX.v)]  [[C](add8se_7NX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             