

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_4_2_x0'
================================================================
* Date:           Sun Sep 18 13:57:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       49|    17161|  0.163 us|  57.198 us|   49|  17161|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_4_2_x0_loop_1_D_drain_IO_L1_out_wrapper_4_2_x0_loop_2   |       48|    17160|   2 ~ 715|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_4_2_x0_loop_3_D_drain_IO_L1_out_wrapper_4_2_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_4_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_4_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_4_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_4_x0159, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_4_x0159, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:10123]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:10132]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln10123 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:10123]   --->   Operation 27 'specmemcore' 'specmemcore_ln10123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_87 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_88 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_89 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln10126 = br void" [./dut.cpp:10126]   --->   Operation 32 'br' 'br_ln10126' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_42, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_841, void %.loopexit421"   --->   Operation 34 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln890_42 = add i5 %indvar_flatten8, i5 1"   --->   Operation 35 'add' 'add_ln890_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 37 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_4_2_x0_loop_1_D_drain_IO_L1_out_wrapper_4_2_x0_loop_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln89059 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln89059' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln10126 = select i1 %icmp_ln89059, i3 0, i3 %c1_V" [./dut.cpp:10126]   --->   Operation 41 'select' 'select_ln10126' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_409"   --->   Operation 42 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_737)   --->   "%ret_136 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln10126, i3 0"   --->   Operation 43 'bitconcatenate' 'ret_136' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_737)   --->   "%ret = or i6 %ret_136, i6 4"   --->   Operation 44 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_737 = icmp_ult  i6 %ret, i6 42"   --->   Operation 45 'icmp' 'icmp_ln890_737' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln10128 = br i1 %icmp_ln890_737, void %.loopexit421, void %.preheader6.preheader.preheader" [./dut.cpp:10128]   --->   Operation 46 'br' 'br_ln10128' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln10134 = br void %.preheader6.preheader" [./dut.cpp:10134]   --->   Operation 47 'br' 'br_ln10134' <Predicate = (!icmp_ln890 & icmp_ln890_737)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln10193 = ret" [./dut.cpp:10193]   --->   Operation 48 'ret' 'ret_ln10193' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.preheader6, i8 0, void %.preheader6.preheader.preheader"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_10, void %.preheader6, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 50 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_840, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 51 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 52 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln890_738 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 53 'icmp' 'icmp_ln890_738' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_738, void %.preheader6, void %.preheader5.preheader"   --->   Operation 54 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 55 'add' 'add_ln691' <Predicate = (!icmp_ln890_738)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln890_739 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 56 'icmp' 'icmp_ln890_739' <Predicate = (!icmp_ln890_738)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_739, i5 0, i5 %c8_V"   --->   Operation 57 'select' 'select_ln890' <Predicate = (!icmp_ln890_738)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.35ns)   --->   "%select_ln890_10 = select i1 %icmp_ln890_739, i4 %add_ln691, i4 %c7_V"   --->   Operation 58 'select' 'select_ln890_10' <Predicate = (!icmp_ln890_738)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_10, i32 2"   --->   Operation 59 'bitselect' 'tmp_298' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_10"   --->   Operation 60 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_298" [./dut.cpp:10144]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln10144 = zext i6 %tmp_s" [./dut.cpp:10144]   --->   Operation 62 'zext' 'zext_ln10144' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10144" [./dut.cpp:10144]   --->   Operation 63 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10144]   --->   Operation 64 'load' 'out_data_V' <Predicate = (!icmp_ln890_738)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10144]   --->   Operation 65 'load' 'out_data_V' <Predicate = (!icmp_ln890_738)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 66 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln10146 = store i32 %trunc_ln674, i2 %data_split_V_addr_89" [./dut.cpp:10146]   --->   Operation 67 'store' 'store_ln10146' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 68 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln10146 = store i32 %p_Result_1, i2 %data_split_V_addr_88" [./dut.cpp:10146]   --->   Operation 69 'store' 'store_ln10146' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 70 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 71 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln10146 = store i32 %p_Result_2, i2 %data_split_V_addr_87" [./dut.cpp:10146]   --->   Operation 72 'store' 'store_ln10146' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln10146 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:10146]   --->   Operation 73 'store' 'store_ln10146' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 74 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%tmp_300 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_4_x0159" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_300' <Predicate = (!icmp_ln890_738)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_addr_90 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 76 'getelementptr' 'data_split_V_addr_90' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln10154 = store i32 %tmp_300, i2 %data_split_V_addr_90" [./dut.cpp:10154]   --->   Operation 77 'store' 'store_ln10154' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 78 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_89"   --->   Operation 78 'load' 'v2_V' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 79 [2/2] (0.69ns)   --->   "%v2_V_1687 = load i2 %data_split_V_addr_88"   --->   Operation 79 'load' 'v2_V_1687' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_840 = add i5 %select_ln890, i5 1"   --->   Operation 80 'add' 'add_ln691_840' <Predicate = (!icmp_ln890_738)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 81 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_89"   --->   Operation 81 'load' 'v2_V' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1687 = load i2 %data_split_V_addr_88"   --->   Operation 82 'load' 'v2_V_1687' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 83 [2/2] (0.69ns)   --->   "%v2_V_1688 = load i2 %data_split_V_addr_87"   --->   Operation 83 'load' 'v2_V_1688' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 84 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 84 'load' 'v1_V' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_4_2_x0_loop_3_D_drain_IO_L1_out_wrapper_4_2_x0_loop_4_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln10136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10136]   --->   Operation 87 'specpipeline' 'specpipeline_ln10136' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln10136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_924" [./dut.cpp:10136]   --->   Operation 88 'specloopname' 'specloopname_ln10136' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V_1688 = load i2 %data_split_V_addr_87"   --->   Operation 89 'load' 'v2_V_1688' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 90 'load' 'v1_V' <Predicate = (!icmp_ln890_738)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1688, i32 %v2_V_1687, i32 %v2_V"   --->   Operation 91 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.20ns)   --->   "%store_ln10156 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:10156]   --->   Operation 92 'store' 'store_ln10156' <Predicate = (!icmp_ln890_738)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 94 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_844, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 95 'phi' 'c4_V' <Predicate = (icmp_ln890_737)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.49ns)   --->   "%icmp_ln890_740 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 96 'icmp' 'icmp_ln890_740' <Predicate = (icmp_ln890_737)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_737)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln10160 = br i1 %icmp_ln890_740, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:10160]   --->   Operation 98 'br' 'br_ln10160' <Predicate = (icmp_ln890_737)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_927"   --->   Operation 99 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_737 & !icmp_ln890_740)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 100 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_737 & !icmp_ln890_740)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln10162 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:10162]   --->   Operation 101 'br' 'br_ln10162' <Predicate = (icmp_ln890_737 & !icmp_ln890_740)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 102 'br' 'br_ln890' <Predicate = (icmp_ln890_737 & !icmp_ln890_740 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 103 'br' 'br_ln890' <Predicate = (icmp_ln890_737 & !icmp_ln890_740 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln890_737 & icmp_ln890_740)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.57ns)   --->   "%add_ln691_841 = add i3 %select_ln10126, i3 1"   --->   Operation 105 'add' 'add_ln691_841' <Predicate = (icmp_ln890_740) | (!icmp_ln890_737)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln890_740) | (!icmp_ln890_737)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V_20 = phi i5 %add_ln691_843, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 107 'phi' 'c5_V_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_843 = add i5 %c5_V_20, i5 1"   --->   Operation 108 'add' 'add_ln691_843' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_742 = icmp_eq  i5 %c5_V_20, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_742' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln10177 = br i1 %icmp_ln890_742, void %.split14, void %.loopexit.loopexit" [./dut.cpp:10177]   --->   Operation 111 'br' 'br_ln10177' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read' <Predicate = (!icmp_ln890_742)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln890_742)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln10177 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10177]   --->   Operation 114 'specpipeline' 'specpipeline_ln10177' <Predicate = (!icmp_ln890_742)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln10177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_359" [./dut.cpp:10177]   --->   Operation 115 'specloopname' 'specloopname_ln10177' <Predicate = (!icmp_ln890_742)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read_1' <Predicate = (!icmp_ln890_742)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (!icmp_ln890_742)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_742)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.57>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln691_844 = add i3 %c4_V, i3 1"   --->   Operation 121 'add' 'add_ln691_844' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_842, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 123 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln691_842 = add i5 %c5_V, i5 1"   --->   Operation 124 'add' 'add_ln691_842' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.63ns)   --->   "%icmp_ln890_741 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 125 'icmp' 'icmp_ln890_741' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln10163 = br i1 %icmp_ln890_741, void %.split18, void %.loopexit.loopexit64" [./dut.cpp:10163]   --->   Operation 127 'br' 'br_ln10163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:10170]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln10170 = zext i6 %tmp" [./dut.cpp:10170]   --->   Operation 129 'zext' 'zext_ln10170' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%local_D_V_addr_20 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10170" [./dut.cpp:10170]   --->   Operation 130 'getelementptr' 'local_D_V_addr_20' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln10170 = or i6 %tmp, i6 1" [./dut.cpp:10170]   --->   Operation 131 'or' 'or_ln10170' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln10170" [./dut.cpp:10170]   --->   Operation 132 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_D_V_addr_21 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_60" [./dut.cpp:10170]   --->   Operation 133 'getelementptr' 'local_D_V_addr_21' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_16 : Operation 134 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_20" [./dut.cpp:10170]   --->   Operation 134 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_741)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 135 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_21" [./dut.cpp:10170]   --->   Operation 135 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_741)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 136 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_20" [./dut.cpp:10170]   --->   Operation 136 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_741)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = (!icmp_ln890_741)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 138 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_21" [./dut.cpp:10170]   --->   Operation 138 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_741)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln10163 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10163]   --->   Operation 139 'specpipeline' 'specpipeline_ln10163' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln10163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_348" [./dut.cpp:10163]   --->   Operation 140 'specloopname' 'specloopname_ln10163' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0191, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln890_741)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln890_741)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_4_3_x0192]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_4_2_x0191]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_4_x0159]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
local_D_V                                       (alloca           ) [ 0011111111111111111]
data_split_V                                    (alloca           ) [ 0011111111111111111]
specmemcore_ln10123                             (specmemcore      ) [ 0000000000000000000]
data_split_V_addr                               (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_87                            (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_88                            (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_89                            (getelementptr    ) [ 0011111111111111111]
br_ln10126                                      (br               ) [ 0111111111111111111]
indvar_flatten8                                 (phi              ) [ 0010000000000000000]
c1_V                                            (phi              ) [ 0010000000000000000]
add_ln890_42                                    (add              ) [ 0111111111111111111]
icmp_ln890                                      (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
icmp_ln89059                                    (icmp             ) [ 0000000000000000000]
select_ln10126                                  (select           ) [ 0001111111111111111]
specloopname_ln1461                             (specloopname     ) [ 0000000000000000000]
ret_136                                         (bitconcatenate   ) [ 0000000000000000000]
ret                                             (or               ) [ 0000000000000000000]
icmp_ln890_737                                  (icmp             ) [ 0011111111111111111]
br_ln10128                                      (br               ) [ 0000000000000000000]
br_ln10134                                      (br               ) [ 0011111111111111111]
ret_ln10193                                     (ret              ) [ 0000000000000000000]
indvar_flatten                                  (phi              ) [ 0001000000000000000]
c7_V                                            (phi              ) [ 0001000000000000000]
c8_V                                            (phi              ) [ 0001000000000000000]
add_ln890                                       (add              ) [ 0011111111111111111]
icmp_ln890_738                                  (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
add_ln691                                       (add              ) [ 0000000000000000000]
icmp_ln890_739                                  (icmp             ) [ 0000000000000000000]
select_ln890                                    (select           ) [ 0000111100000000000]
select_ln890_10                                 (select           ) [ 0011111111111111111]
tmp_298                                         (bitselect        ) [ 0000000000000000000]
trunc_ln890                                     (trunc            ) [ 0000111000000000000]
tmp_s                                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln10144                                    (zext             ) [ 0000000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 0001111111000000000]
out_data_V                                      (load             ) [ 0000000000000000000]
trunc_ln674                                     (trunc            ) [ 0000000000000000000]
store_ln10146                                   (store            ) [ 0000000000000000000]
p_Result_1                                      (partselect       ) [ 0000000000000000000]
store_ln10146                                   (store            ) [ 0000000000000000000]
p_Result_2                                      (partselect       ) [ 0000010000000000000]
p_Result_3                                      (partselect       ) [ 0000010000000000000]
store_ln10146                                   (store            ) [ 0000000000000000000]
store_ln10146                                   (store            ) [ 0000000000000000000]
zext_ln890                                      (zext             ) [ 0000000000000000000]
tmp_300                                         (read             ) [ 0000000000000000000]
data_split_V_addr_90                            (getelementptr    ) [ 0000000000000000000]
store_ln10154                                   (store            ) [ 0000000000000000000]
add_ln691_840                                   (add              ) [ 0011100011111111111]
v2_V                                            (load             ) [ 0000100001000000000]
v2_V_1687                                       (load             ) [ 0000100001000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specpipeline_ln10136                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10136                            (specloopname     ) [ 0000000000000000000]
v2_V_1688                                       (load             ) [ 0000000000000000000]
v1_V                                            (load             ) [ 0000000000000000000]
p_Result_s                                      (bitconcatenate   ) [ 0000000000000000000]
store_ln10156                                   (store            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
c4_V                                            (phi              ) [ 0010000000011111111]
icmp_ln890_740                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10160                                      (br               ) [ 0000000000000000000]
specloopname_ln1616                             (specloopname     ) [ 0000000000000000000]
icmp_ln870                                      (icmp             ) [ 0011111111111111111]
br_ln10162                                      (br               ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_841                                   (add              ) [ 0111111111111111111]
br_ln0                                          (br               ) [ 0111111111111111111]
c5_V_20                                         (phi              ) [ 0000000000001000000]
add_ln691_843                                   (add              ) [ 0011111111111111111]
icmp_ln890_742                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10177                                      (br               ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read   (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
specpipeline_ln10177                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10177                            (specloopname     ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read_1 (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_844                                   (add              ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0011111111111111111]
c5_V                                            (phi              ) [ 0000000000000000100]
add_ln691_842                                   (add              ) [ 0011111111111111111]
icmp_ln890_741                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10163                                      (br               ) [ 0000000000000000000]
tmp                                             (bitconcatenate   ) [ 0000000000000000000]
zext_ln10170                                    (zext             ) [ 0000000000000000000]
local_D_V_addr_20                               (getelementptr    ) [ 0000000000000000010]
or_ln10170                                      (or               ) [ 0000000000000000000]
tmp_60                                          (bitconcatenate   ) [ 0000000000000000000]
local_D_V_addr_21                               (getelementptr    ) [ 0000000000000000010]
local_D_V_load                                  (load             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
local_D_V_load_1                                (load             ) [ 0000000000000000101]
specpipeline_ln10163                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10163                            (specloopname     ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_4_3_x0192">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_3_x0192"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_4_2_x0191">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_2_x0191"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_4_x0159">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_4_x0159"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_4_2_x0_loop_1_D_drain_IO_L1_out_wrapper_4_2_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_409"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_4_2_x0_loop_3_D_drain_IO_L1_out_wrapper_4_2_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_924"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_927"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_359"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_348"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="local_D_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_split_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_300_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_300/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read/13 fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read_1/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="0" index="2" bw="128" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/14 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_split_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_split_V_addr_87_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_87/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_split_V_addr_88_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_88/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_split_V_addr_89_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_89/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="local_D_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="5" slack="0"/>
<pin id="220" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="128" slack="0"/>
<pin id="222" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln10156/9 local_D_V_load/16 local_D_V_load_1/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="3"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
<pin id="210" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10146/4 store_ln10146/4 store_ln10146/5 store_ln10146/5 store_ln10154/6 v2_V/7 v2_V_1687/7 v2_V_1688/8 v1_V/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="data_split_V_addr_90_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_90/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="local_D_V_addr_20_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_20/16 "/>
</bind>
</comp>

<comp id="229" class="1004" name="local_D_V_addr_21_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_21/16 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten8_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten8_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="c1_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="c1_V_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="3" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c7_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="c7_V_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c8_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="c8_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="c4_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="c4_V_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="3" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c5_V_20_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_20 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c5_V_20_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_20/12 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c5_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c5_V_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln890_42_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_42/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln890_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln89059_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89059/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln10126_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10126/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ret_136_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_136/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="ret_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln890_737_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_737/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln890_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln890_738_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_738/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln691_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln890_739_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_739/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln890_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln890_10_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_10/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_298_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_298/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln890_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln10144_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10144/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln674_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="128" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="128" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="0" index="3" bw="8" slack="0"/>
<pin id="459" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="128" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="0" index="3" bw="8" slack="0"/>
<pin id="469" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln890_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="3"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln691_840_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="4"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_840/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_s_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="128" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="0" index="3" bw="32" slack="1"/>
<pin id="488" dir="0" index="4" bw="32" slack="1"/>
<pin id="489" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln890_740_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_740/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln870_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln691_841_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="3"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_841/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln691_843_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_843/12 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln890_742_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_742/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln691_844_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="2"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_844/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln691_842_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_842/16 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln890_741_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_741/16 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln10170_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10170/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln10170_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10170/16 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_60_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/16 "/>
</bind>
</comp>

<comp id="569" class="1005" name="data_split_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="4"/>
<pin id="571" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="data_split_V_addr_87_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="4"/>
<pin id="576" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_87 "/>
</bind>
</comp>

<comp id="579" class="1005" name="data_split_V_addr_88_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="3"/>
<pin id="581" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_88 "/>
</bind>
</comp>

<comp id="585" class="1005" name="data_split_V_addr_89_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="3"/>
<pin id="587" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_89 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln890_42_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_42 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln890_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="600" class="1005" name="select_ln10126_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="3"/>
<pin id="602" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln10126 "/>
</bind>
</comp>

<comp id="605" class="1005" name="icmp_ln890_737_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_737 "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln890_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln890_738_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_738 "/>
</bind>
</comp>

<comp id="618" class="1005" name="select_ln890_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="4"/>
<pin id="620" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="623" class="1005" name="select_ln890_10_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_10 "/>
</bind>
</comp>

<comp id="628" class="1005" name="trunc_ln890_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="3"/>
<pin id="630" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="633" class="1005" name="local_D_V_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_Result_2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_Result_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln691_840_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_840 "/>
</bind>
</comp>

<comp id="654" class="1005" name="v2_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="v2_V_1687_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1687 "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln890_740_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_740 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln870_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="672" class="1005" name="add_ln691_841_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_841 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln691_843_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_843 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln890_742_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_742 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln691_844_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_844 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln691_842_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_842 "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln890_741_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_741 "/>
</bind>
</comp>

<comp id="700" class="1005" name="local_D_V_addr_20_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="1"/>
<pin id="702" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_20 "/>
</bind>
</comp>

<comp id="705" class="1005" name="local_D_V_addr_21_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_21 "/>
</bind>
</comp>

<comp id="710" class="1005" name="local_D_V_load_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="128" slack="1"/>
<pin id="712" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="90" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="116" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="134" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="134" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="134" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="134" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="138" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="196" pin="7"/><net_sink comp="150" pin=2"/></net>

<net id="236"><net_src comp="223" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="104" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="242" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="242" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="253" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="253" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="264" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="264" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="275" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="286" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="286" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="391" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="275" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="70" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="405" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="397" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="413" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="441"><net_src comp="196" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="196" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="453"><net_src comp="443" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="196" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="196" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="88" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="102" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="202" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="202" pin="7"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="483" pin="5"/><net_sink comp="196" pin=4"/></net>

<net id="498"><net_src comp="297" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="297" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="104" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="110" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="309" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="309" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="293" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="110" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="320" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="36" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="320" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="74" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="320" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="120" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="124" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="126" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="568"><net_src comp="560" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="572"><net_src comp="158" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="577"><net_src comp="166" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="582"><net_src comp="174" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="588"><net_src comp="182" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="594"><net_src comp="327" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="599"><net_src comp="333" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="345" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="608"><net_src comp="367" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="373" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="617"><net_src comp="379" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="397" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="626"><net_src comp="405" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="631"><net_src comp="421" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="636"><net_src comp="190" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="642"><net_src comp="454" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="647"><net_src comp="464" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="652"><net_src comp="478" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="657"><net_src comp="202" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="662"><net_src comp="202" pin="7"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="483" pin=3"/></net>

<net id="667"><net_src comp="494" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="500" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="506" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="680"><net_src comp="511" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="685"><net_src comp="517" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="523" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="694"><net_src comp="529" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="699"><net_src comp="535" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="223" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="708"><net_src comp="229" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="713"><net_src comp="196" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_4_2_x0191 | {13 14 17 18 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_4_2_x0 : fifo_D_drain_D_drain_IO_L1_out_4_3_x0192 | {13 14 }
	Port: D_drain_IO_L1_out_wrapper_4_2_x0 : fifo_D_drain_PE_2_4_x0159 | {6 }
  - Chain level:
	State 1
		specmemcore_ln10123 : 1
		data_split_V_addr : 1
		data_split_V_addr_87 : 1
		data_split_V_addr_88 : 1
		data_split_V_addr_89 : 1
	State 2
		add_ln890_42 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89059 : 1
		select_ln10126 : 2
		ret_136 : 3
		ret : 4
		icmp_ln890_737 : 4
		br_ln10128 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_738 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_739 : 1
		select_ln890 : 2
		select_ln890_10 : 2
		tmp_298 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln10144 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln10146 : 2
		p_Result_1 : 1
		store_ln10146 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_90 : 1
		store_ln10154 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln10156 : 2
	State 10
	State 11
		icmp_ln890_740 : 1
		br_ln10160 : 2
		icmp_ln870 : 1
		br_ln10162 : 2
	State 12
		add_ln691_843 : 1
		icmp_ln890_742 : 1
		br_ln10177 : 2
	State 13
	State 14
	State 15
	State 16
		add_ln691_842 : 1
		icmp_ln890_741 : 1
		br_ln10163 : 2
		tmp : 1
		zext_ln10170 : 2
		local_D_V_addr_20 : 3
		or_ln10170 : 2
		tmp_60 : 2
		local_D_V_addr_21 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 17
		write_ln174 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_42_fu_327  |    0    |    12   |
|          |    add_ln890_fu_373    |    0    |    15   |
|          |    add_ln691_fu_385    |    0    |    12   |
|    add   |  add_ln691_840_fu_478  |    0    |    12   |
|          |  add_ln691_841_fu_506  |    0    |    10   |
|          |  add_ln691_843_fu_511  |    0    |    12   |
|          |  add_ln691_844_fu_523  |    0    |    10   |
|          |  add_ln691_842_fu_529  |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_333   |    0    |    9    |
|          |   icmp_ln89059_fu_339  |    0    |    8    |
|          |  icmp_ln890_737_fu_367 |    0    |    10   |
|          |  icmp_ln890_738_fu_379 |    0    |    11   |
|   icmp   |  icmp_ln890_739_fu_391 |    0    |    9    |
|          |  icmp_ln890_740_fu_494 |    0    |    8    |
|          |    icmp_ln870_fu_500   |    0    |    8    |
|          |  icmp_ln890_742_fu_517 |    0    |    9    |
|          |  icmp_ln890_741_fu_535 |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  select_ln10126_fu_345 |    0    |    3    |
|  select  |   select_ln890_fu_397  |    0    |    5    |
|          | select_ln890_10_fu_405 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_300_read_fu_138  |    0    |    0    |
|          |     grp_read_fu_144    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_150    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     ret_136_fu_353     |    0    |    0    |
|          |      tmp_s_fu_425      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_483   |    0    |    0    |
|          |       tmp_fu_541       |    0    |    0    |
|          |      tmp_60_fu_560     |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |       ret_fu_361       |    0    |    0    |
|          |    or_ln10170_fu_554   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_298_fu_413     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_421   |    0    |    0    |
|          |   trunc_ln674_fu_438   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln10144_fu_433  |    0    |    0    |
|   zext   |    zext_ln890_fu_474   |    0    |    0    |
|          |   zext_ln10170_fu_549  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_443   |    0    |    0    |
|partselect|    p_Result_2_fu_454   |    0    |    0    |
|          |    p_Result_3_fu_464   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   188   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln691_840_reg_649   |    5   |
|    add_ln691_841_reg_672   |    3   |
|    add_ln691_842_reg_691   |    5   |
|    add_ln691_843_reg_677   |    5   |
|    add_ln691_844_reg_686   |    3   |
|    add_ln890_42_reg_591    |    5   |
|      add_ln890_reg_609     |    8   |
|        c1_V_reg_249        |    3   |
|        c4_V_reg_293        |    3   |
|       c5_V_20_reg_305      |    5   |
|        c5_V_reg_316        |    5   |
|        c7_V_reg_271        |    4   |
|        c8_V_reg_282        |    5   |
|data_split_V_addr_87_reg_574|    2   |
|data_split_V_addr_88_reg_579|    2   |
|data_split_V_addr_89_reg_585|    2   |
|  data_split_V_addr_reg_569 |    2   |
|     icmp_ln870_reg_668     |    1   |
|   icmp_ln890_737_reg_605   |    1   |
|   icmp_ln890_738_reg_614   |    1   |
|   icmp_ln890_740_reg_664   |    1   |
|   icmp_ln890_741_reg_696   |    1   |
|   icmp_ln890_742_reg_682   |    1   |
|     icmp_ln890_reg_596     |    1   |
|   indvar_flatten8_reg_238  |    5   |
|   indvar_flatten_reg_260   |    8   |
|  local_D_V_addr_20_reg_700 |    5   |
|  local_D_V_addr_21_reg_705 |    5   |
|   local_D_V_addr_reg_633   |    5   |
|  local_D_V_load_1_reg_710  |   128  |
|     p_Result_2_reg_639     |   32   |
|     p_Result_3_reg_644     |   32   |
|   select_ln10126_reg_600   |    3   |
|   select_ln890_10_reg_623  |    4   |
|    select_ln890_reg_618    |    5   |
|     trunc_ln890_reg_628    |    2   |
|      v2_V_1687_reg_659     |   32   |
|        v2_V_reg_654        |   32   |
+----------------------------+--------+
|            Total           |   372  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_150 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_196 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_196 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_202 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_202 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_202 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_202 |  p4  |   2  |   2  |    4   ||    9    |
|    c4_V_reg_293   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   518  || 3.35886 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   188  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    3   |    -   |   114  |
|  Register |    -   |    -   |   372  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   404  |   335  |
+-----------+--------+--------+--------+--------+
