
LoRaOled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080054c0  080054c0  000154c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080058d0  080058d0  000158d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080058d4  080058d4  000158d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  080058d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002c4  200001dc  08005ab4  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200004a0  08005ab4  000204a0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   000109c9  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000275c  00000000  00000000  00030bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008406  00000000  00000000  0003332a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ad8  00000000  00000000  0003b730  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001098  00000000  00000000  0003c208  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00015d33  00000000  00000000  0003d2a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000abe4  00000000  00000000  00052fd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0007561f  00000000  00000000  0005dbb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000d31d6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003090  00000000  00000000  000d3254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080054a8 	.word	0x080054a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080054a8 	.word	0x080054a8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a88:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <HAL_InitTick+0x3c>)
{
 8000a8c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a8e:	7818      	ldrb	r0, [r3, #0]
 8000a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a94:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a98:	4a0b      	ldr	r2, [pc, #44]	; (8000ac8 <HAL_InitTick+0x40>)
 8000a9a:	6810      	ldr	r0, [r2, #0]
 8000a9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000aa0:	f000 f9b2 	bl	8000e08 <HAL_SYSTICK_Config>
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	b958      	cbnz	r0, 8000ac0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa8:	2d0f      	cmp	r5, #15
 8000aaa:	d809      	bhi.n	8000ac0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aac:	4602      	mov	r2, r0
 8000aae:	4629      	mov	r1, r5
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab4:	f000 f974 	bl	8000da0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab8:	4620      	mov	r0, r4
 8000aba:	4b04      	ldr	r3, [pc, #16]	; (8000acc <HAL_InitTick+0x44>)
 8000abc:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000abe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	e7fc      	b.n	8000abe <HAL_InitTick+0x36>
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	20000004 	.word	0x20000004

08000ad0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <HAL_Init+0x20>)
{
 8000ad2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad8:	f043 0310 	orr.w	r3, r3, #16
 8000adc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ade:	f000 f94d 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff ffd0 	bl	8000a88 <HAL_InitTick>
  HAL_MspInit();
 8000ae8:	f001 fdc0 	bl	800266c <HAL_MspInit>
}
 8000aec:	2000      	movs	r0, #0
 8000aee:	bd08      	pop	{r3, pc}
 8000af0:	40022000 	.word	0x40022000

08000af4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000af4:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <HAL_IncTick+0x10>)
 8000af6:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <HAL_IncTick+0x14>)
 8000af8:	6811      	ldr	r1, [r2, #0]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	440b      	add	r3, r1
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	20000204 	.word	0x20000204
 8000b08:	20000000 	.word	0x20000000

08000b0c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b0c:	4b01      	ldr	r3, [pc, #4]	; (8000b14 <HAL_GetTick+0x8>)
 8000b0e:	6818      	ldr	r0, [r3, #0]
}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000204 	.word	0x20000204

08000b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b18:	b538      	push	{r3, r4, r5, lr}
 8000b1a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	f7ff fff6 	bl	8000b0c <HAL_GetTick>
 8000b20:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b22:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b24:	bf1e      	ittt	ne
 8000b26:	4b04      	ldrne	r3, [pc, #16]	; (8000b38 <HAL_Delay+0x20>)
 8000b28:	781b      	ldrbne	r3, [r3, #0]
 8000b2a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b2c:	f7ff ffee 	bl	8000b0c <HAL_GetTick>
 8000b30:	1b40      	subs	r0, r0, r5
 8000b32:	42a0      	cmp	r0, r4
 8000b34:	d3fa      	bcc.n	8000b2c <HAL_Delay+0x14>
  {
  }
}
 8000b36:	bd38      	pop	{r3, r4, r5, pc}
 8000b38:	20000000 	.word	0x20000000

08000b3c <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000b3c:	2300      	movs	r3, #0
{ 
 8000b3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000b40:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b42:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d06d      	beq.n	8000c26 <HAL_ADC_ConfigChannel+0xea>
 8000b4a:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000b4c:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000b4e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000b52:	2d06      	cmp	r5, #6
 8000b54:	6802      	ldr	r2, [r0, #0]
 8000b56:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8000b5a:	680c      	ldr	r4, [r1, #0]
 8000b5c:	d823      	bhi.n	8000ba6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b5e:	261f      	movs	r6, #31
 8000b60:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8000b62:	3b05      	subs	r3, #5
 8000b64:	409e      	lsls	r6, r3
 8000b66:	ea25 0506 	bic.w	r5, r5, r6
 8000b6a:	fa04 f303 	lsl.w	r3, r4, r3
 8000b6e:	432b      	orrs	r3, r5
 8000b70:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b72:	2c09      	cmp	r4, #9
 8000b74:	688b      	ldr	r3, [r1, #8]
 8000b76:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000b7a:	f04f 0107 	mov.w	r1, #7
 8000b7e:	d92a      	bls.n	8000bd6 <HAL_ADC_ConfigChannel+0x9a>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b80:	68d6      	ldr	r6, [r2, #12]
 8000b82:	3d1e      	subs	r5, #30
 8000b84:	40a9      	lsls	r1, r5
 8000b86:	ea26 0101 	bic.w	r1, r6, r1
 8000b8a:	40ab      	lsls	r3, r5
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b90:	f1a4 0310 	sub.w	r3, r4, #16
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d926      	bls.n	8000be6 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b98:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000ba6:	2d0c      	cmp	r5, #12
 8000ba8:	f04f 051f 	mov.w	r5, #31
 8000bac:	d809      	bhi.n	8000bc2 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000bae:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000bb0:	3b23      	subs	r3, #35	; 0x23
 8000bb2:	409d      	lsls	r5, r3
 8000bb4:	ea26 0505 	bic.w	r5, r6, r5
 8000bb8:	fa04 f303 	lsl.w	r3, r4, r3
 8000bbc:	432b      	orrs	r3, r5
 8000bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc0:	e7d7      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000bc2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000bc4:	3b41      	subs	r3, #65	; 0x41
 8000bc6:	409d      	lsls	r5, r3
 8000bc8:	ea26 0505 	bic.w	r5, r6, r5
 8000bcc:	fa04 f303 	lsl.w	r3, r4, r3
 8000bd0:	432b      	orrs	r3, r5
 8000bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000bd4:	e7cd      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bd6:	6916      	ldr	r6, [r2, #16]
 8000bd8:	40a9      	lsls	r1, r5
 8000bda:	ea26 0101 	bic.w	r1, r6, r1
 8000bde:	40ab      	lsls	r3, r5
 8000be0:	430b      	orrs	r3, r1
 8000be2:	6113      	str	r3, [r2, #16]
 8000be4:	e7d4      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <HAL_ADC_ConfigChannel+0xf0>)
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d116      	bne.n	8000c1a <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bec:	6893      	ldr	r3, [r2, #8]
 8000bee:	021b      	lsls	r3, r3, #8
 8000bf0:	d4d2      	bmi.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bf2:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bf4:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bf6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bfa:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bfc:	d1cc      	bne.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <HAL_ADC_ConfigChannel+0xf4>)
 8000c00:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <HAL_ADC_ConfigChannel+0xf8>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c08:	230a      	movs	r3, #10
 8000c0a:	4353      	muls	r3, r2
            wait_loop_index--;
 8000c0c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000c0e:	9b01      	ldr	r3, [sp, #4]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d0c1      	beq.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 8000c14:	9b01      	ldr	r3, [sp, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	e7f8      	b.n	8000c0c <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c1a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c1c:	f043 0320 	orr.w	r3, r3, #32
 8000c20:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e7b9      	b.n	8000b9a <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 8000c26:	2302      	movs	r3, #2
 8000c28:	e7ba      	b.n	8000ba0 <HAL_ADC_ConfigChannel+0x64>
 8000c2a:	bf00      	nop
 8000c2c:	40012400 	.word	0x40012400
 8000c30:	20000008 	.word	0x20000008
 8000c34:	000f4240 	.word	0x000f4240

08000c38 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000c38:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000c3a:	6803      	ldr	r3, [r0, #0]
{
 8000c3c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000c3e:	689a      	ldr	r2, [r3, #8]
 8000c40:	07d2      	lsls	r2, r2, #31
 8000c42:	d401      	bmi.n	8000c48 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000c44:	2000      	movs	r0, #0
}
 8000c46:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000c48:	689a      	ldr	r2, [r3, #8]
 8000c4a:	f022 0201 	bic.w	r2, r2, #1
 8000c4e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000c50:	f7ff ff5c 	bl	8000b0c <HAL_GetTick>
 8000c54:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	07db      	lsls	r3, r3, #31
 8000c5c:	d5f2      	bpl.n	8000c44 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000c5e:	f7ff ff55 	bl	8000b0c <HAL_GetTick>
 8000c62:	1b40      	subs	r0, r0, r5
 8000c64:	2802      	cmp	r0, #2
 8000c66:	d9f6      	bls.n	8000c56 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c6a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c7a:	e7e4      	b.n	8000c46 <ADC_ConversionStop_Disable+0xe>

08000c7c <HAL_ADC_Init>:
{
 8000c7c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000c7e:	4604      	mov	r4, r0
 8000c80:	2800      	cmp	r0, #0
 8000c82:	d070      	beq.n	8000d66 <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c84:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c86:	b923      	cbnz	r3, 8000c92 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000c88:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000c8a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000c8e:	f001 fd0f 	bl	80026b0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c92:	4620      	mov	r0, r4
 8000c94:	f7ff ffd0 	bl	8000c38 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c98:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c9a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000c9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ca0:	d163      	bne.n	8000d6a <HAL_ADC_Init+0xee>
 8000ca2:	2800      	cmp	r0, #0
 8000ca4:	d161      	bne.n	8000d6a <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ca6:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000ca8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cac:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000cae:	f023 0302 	bic.w	r3, r3, #2
 8000cb2:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cb6:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cb8:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000cba:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000cbc:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cbe:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000cc2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cc6:	d037      	beq.n	8000d38 <HAL_ADC_Init+0xbc>
 8000cc8:	2901      	cmp	r1, #1
 8000cca:	bf14      	ite	ne
 8000ccc:	4606      	movne	r6, r0
 8000cce:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cd2:	7d25      	ldrb	r5, [r4, #20]
 8000cd4:	2d01      	cmp	r5, #1
 8000cd6:	d106      	bne.n	8000ce6 <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cd8:	bb83      	cbnz	r3, 8000d3c <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000cda:	69a3      	ldr	r3, [r4, #24]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000ce2:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000ce6:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ce8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000cec:	685d      	ldr	r5, [r3, #4]
 8000cee:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000cf2:	ea45 0506 	orr.w	r5, r5, r6
 8000cf6:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000cf8:	689e      	ldr	r6, [r3, #8]
 8000cfa:	4d1e      	ldr	r5, [pc, #120]	; (8000d74 <HAL_ADC_Init+0xf8>)
 8000cfc:	ea05 0506 	and.w	r5, r5, r6
 8000d00:	ea45 0502 	orr.w	r5, r5, r2
 8000d04:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000d06:	d001      	beq.n	8000d0c <HAL_ADC_Init+0x90>
 8000d08:	2901      	cmp	r1, #1
 8000d0a:	d120      	bne.n	8000d4e <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000d0c:	6921      	ldr	r1, [r4, #16]
 8000d0e:	3901      	subs	r1, #1
 8000d10:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000d12:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000d14:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000d18:	4329      	orrs	r1, r5
 8000d1a:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d1c:	6899      	ldr	r1, [r3, #8]
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <HAL_ADC_Init+0xfc>)
 8000d20:	400b      	ands	r3, r1
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d115      	bne.n	8000d52 <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 8000d26:	2300      	movs	r3, #0
 8000d28:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000d2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d2c:	f023 0303 	bic.w	r3, r3, #3
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8000d36:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d38:	460e      	mov	r6, r1
 8000d3a:	e7ca      	b.n	8000cd2 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d3e:	f043 0320 	orr.w	r3, r3, #32
 8000d42:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d4c:	e7cb      	b.n	8000ce6 <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e7df      	b.n	8000d12 <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8000d52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d54:	f023 0312 	bic.w	r3, r3, #18
 8000d58:	f043 0310 	orr.w	r3, r3, #16
 8000d5c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000d66:	2001      	movs	r0, #1
 8000d68:	e7e5      	b.n	8000d36 <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d6a:	f043 0310 	orr.w	r3, r3, #16
 8000d6e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000d70:	e7f9      	b.n	8000d66 <HAL_ADC_Init+0xea>
 8000d72:	bf00      	nop
 8000d74:	ffe1f7fd 	.word	0xffe1f7fd
 8000d78:	ff1f0efe 	.word	0xff1f0efe

08000d7c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d7c:	4a07      	ldr	r2, [pc, #28]	; (8000d9c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d7e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d82:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d8a:	041b      	lsls	r3, r3, #16
 8000d8c:	0c1b      	lsrs	r3, r3, #16
 8000d8e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000d96:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d98:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da2:	b570      	push	{r4, r5, r6, lr}
 8000da4:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da6:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000daa:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dae:	f1c4 0507 	rsb	r5, r4, #7
 8000db2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db8:	bf28      	it	cs
 8000dba:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbc:	2b06      	cmp	r3, #6
 8000dbe:	bf98      	it	ls
 8000dc0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc2:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc6:	bf88      	it	hi
 8000dc8:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dca:	ea21 0303 	bic.w	r3, r1, r3
 8000dce:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd0:	fa06 f404 	lsl.w	r4, r6, r4
 8000dd4:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dda:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dde:	bfa8      	it	ge
 8000de0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000de4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de8:	bfb8      	it	lt
 8000dea:	4a06      	ldrlt	r2, [pc, #24]	; (8000e04 <HAL_NVIC_SetPriority+0x64>)
 8000dec:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	bfab      	itete	ge
 8000df0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfc:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000dfe:	bd70      	pop	{r4, r5, r6, pc}
 8000e00:	e000ed00 	.word	0xe000ed00
 8000e04:	e000ed14 	.word	0xe000ed14

08000e08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e08:	3801      	subs	r0, #1
 8000e0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e0e:	d20a      	bcs.n	8000e26 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	4a06      	ldr	r2, [pc, #24]	; (8000e30 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e1c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e20:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e26:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e38:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000e3a:	4626      	mov	r6, r4
 8000e3c:	4b65      	ldr	r3, [pc, #404]	; (8000fd4 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e3e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000fe4 <HAL_GPIO_Init+0x1b0>
 8000e42:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000fe8 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e46:	680a      	ldr	r2, [r1, #0]
 8000e48:	fa32 f506 	lsrs.w	r5, r2, r6
 8000e4c:	d102      	bne.n	8000e54 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8000e4e:	b003      	add	sp, #12
 8000e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000e54:	f04f 0801 	mov.w	r8, #1
 8000e58:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000e60:	4590      	cmp	r8, r2
 8000e62:	d17e      	bne.n	8000f62 <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 8000e64:	684d      	ldr	r5, [r1, #4]
 8000e66:	2d12      	cmp	r5, #18
 8000e68:	f000 80a9 	beq.w	8000fbe <HAL_GPIO_Init+0x18a>
 8000e6c:	f200 8082 	bhi.w	8000f74 <HAL_GPIO_Init+0x140>
 8000e70:	2d02      	cmp	r5, #2
 8000e72:	f000 80a1 	beq.w	8000fb8 <HAL_GPIO_Init+0x184>
 8000e76:	d876      	bhi.n	8000f66 <HAL_GPIO_Init+0x132>
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	f000 8088 	beq.w	8000f8e <HAL_GPIO_Init+0x15a>
 8000e7e:	2d01      	cmp	r5, #1
 8000e80:	f000 8098 	beq.w	8000fb4 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e84:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e88:	2aff      	cmp	r2, #255	; 0xff
 8000e8a:	bf93      	iteet	ls
 8000e8c:	4682      	movls	sl, r0
 8000e8e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000e92:	3d08      	subhi	r5, #8
 8000e94:	f8d0 b000 	ldrls.w	fp, [r0]
 8000e98:	bf92      	itee	ls
 8000e9a:	00b5      	lslls	r5, r6, #2
 8000e9c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000ea0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ea2:	fa09 f805 	lsl.w	r8, r9, r5
 8000ea6:	ea2b 0808 	bic.w	r8, fp, r8
 8000eaa:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000eae:	bf88      	it	hi
 8000eb0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000eb4:	ea48 0505 	orr.w	r5, r8, r5
 8000eb8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ebc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000ec0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000ec4:	d04d      	beq.n	8000f62 <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec6:	4f44      	ldr	r7, [pc, #272]	; (8000fd8 <HAL_GPIO_Init+0x1a4>)
 8000ec8:	f026 0803 	bic.w	r8, r6, #3
 8000ecc:	69bd      	ldr	r5, [r7, #24]
 8000ece:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ed2:	f045 0501 	orr.w	r5, r5, #1
 8000ed6:	61bd      	str	r5, [r7, #24]
 8000ed8:	69bd      	ldr	r5, [r7, #24]
 8000eda:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8000ede:	f005 0501 	and.w	r5, r5, #1
 8000ee2:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ee4:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ee8:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000eea:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000eee:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ef2:	fa09 f90b 	lsl.w	r9, r9, fp
 8000ef6:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000efa:	4d38      	ldr	r5, [pc, #224]	; (8000fdc <HAL_GPIO_Init+0x1a8>)
 8000efc:	42a8      	cmp	r0, r5
 8000efe:	d063      	beq.n	8000fc8 <HAL_GPIO_Init+0x194>
 8000f00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f04:	42a8      	cmp	r0, r5
 8000f06:	d061      	beq.n	8000fcc <HAL_GPIO_Init+0x198>
 8000f08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f0c:	42a8      	cmp	r0, r5
 8000f0e:	d05f      	beq.n	8000fd0 <HAL_GPIO_Init+0x19c>
 8000f10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f14:	42a8      	cmp	r0, r5
 8000f16:	bf0c      	ite	eq
 8000f18:	2503      	moveq	r5, #3
 8000f1a:	2504      	movne	r5, #4
 8000f1c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f20:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000f24:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000f28:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f2a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000f2e:	bf14      	ite	ne
 8000f30:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f32:	4395      	biceq	r5, r2
 8000f34:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000f36:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f38:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000f3c:	bf14      	ite	ne
 8000f3e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f40:	4395      	biceq	r5, r2
 8000f42:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f44:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f46:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f4a:	bf14      	ite	ne
 8000f4c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f4e:	4395      	biceq	r5, r2
 8000f50:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f52:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f54:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f58:	bf14      	ite	ne
 8000f5a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f5c:	ea25 0202 	biceq.w	r2, r5, r2
 8000f60:	60da      	str	r2, [r3, #12]
	position++;
 8000f62:	3601      	adds	r6, #1
 8000f64:	e76f      	b.n	8000e46 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000f66:	2d03      	cmp	r5, #3
 8000f68:	d022      	beq.n	8000fb0 <HAL_GPIO_Init+0x17c>
 8000f6a:	2d11      	cmp	r5, #17
 8000f6c:	d18a      	bne.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f6e:	68cc      	ldr	r4, [r1, #12]
 8000f70:	3404      	adds	r4, #4
          break;
 8000f72:	e787      	b.n	8000e84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000f74:	4f1a      	ldr	r7, [pc, #104]	; (8000fe0 <HAL_GPIO_Init+0x1ac>)
 8000f76:	42bd      	cmp	r5, r7
 8000f78:	d009      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000f7a:	d812      	bhi.n	8000fa2 <HAL_GPIO_Init+0x16e>
 8000f7c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000fec <HAL_GPIO_Init+0x1b8>
 8000f80:	454d      	cmp	r5, r9
 8000f82:	d004      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000f84:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000f88:	454d      	cmp	r5, r9
 8000f8a:	f47f af7b 	bne.w	8000e84 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f8e:	688c      	ldr	r4, [r1, #8]
 8000f90:	b1c4      	cbz	r4, 8000fc4 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f92:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000f94:	bf0c      	ite	eq
 8000f96:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000f9a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f9e:	2408      	movs	r4, #8
 8000fa0:	e770      	b.n	8000e84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000fa2:	4565      	cmp	r5, ip
 8000fa4:	d0f3      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000fa6:	4575      	cmp	r5, lr
 8000fa8:	d0f1      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000faa:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000ff0 <HAL_GPIO_Init+0x1bc>
 8000fae:	e7eb      	b.n	8000f88 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fb0:	2400      	movs	r4, #0
 8000fb2:	e767      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fb4:	68cc      	ldr	r4, [r1, #12]
          break;
 8000fb6:	e765      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fb8:	68cc      	ldr	r4, [r1, #12]
 8000fba:	3408      	adds	r4, #8
          break;
 8000fbc:	e762      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fbe:	68cc      	ldr	r4, [r1, #12]
 8000fc0:	340c      	adds	r4, #12
          break;
 8000fc2:	e75f      	b.n	8000e84 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fc4:	2404      	movs	r4, #4
 8000fc6:	e75d      	b.n	8000e84 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fc8:	2500      	movs	r5, #0
 8000fca:	e7a7      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fcc:	2501      	movs	r5, #1
 8000fce:	e7a5      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fd0:	2502      	movs	r5, #2
 8000fd2:	e7a3      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fd4:	40010400 	.word	0x40010400
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	10210000 	.word	0x10210000
 8000fe4:	10310000 	.word	0x10310000
 8000fe8:	10320000 	.word	0x10320000
 8000fec:	10110000 	.word	0x10110000
 8000ff0:	10220000 	.word	0x10220000

08000ff4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ff4:	6883      	ldr	r3, [r0, #8]
 8000ff6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000ff8:	bf14      	ite	ne
 8000ffa:	2001      	movne	r0, #1
 8000ffc:	2000      	moveq	r0, #0
 8000ffe:	4770      	bx	lr

08001000 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001000:	b10a      	cbz	r2, 8001006 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001002:	6101      	str	r1, [r0, #16]
  }
}
 8001004:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001006:	0409      	lsls	r1, r1, #16
 8001008:	e7fb      	b.n	8001002 <HAL_GPIO_WritePin+0x2>
	...

0800100c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800100c:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800100e:	4604      	mov	r4, r0
 8001010:	b908      	cbnz	r0, 8001016 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001012:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001014:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001016:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800101a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800101e:	b91b      	cbnz	r3, 8001028 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001020:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001024:	f001 fb72 	bl	800270c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001028:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800102a:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800102c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001030:	6813      	ldr	r3, [r2, #0]
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001038:	f000 fb00 	bl	800163c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800103c:	6863      	ldr	r3, [r4, #4]
 800103e:	4a41      	ldr	r2, [pc, #260]	; (8001144 <HAL_I2C_Init+0x138>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d84d      	bhi.n	80010e0 <HAL_I2C_Init+0xd4>
 8001044:	4a40      	ldr	r2, [pc, #256]	; (8001148 <HAL_I2C_Init+0x13c>)
 8001046:	4290      	cmp	r0, r2
 8001048:	d9e3      	bls.n	8001012 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800104a:	4940      	ldr	r1, [pc, #256]	; (800114c <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800104c:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800104e:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001052:	6855      	ldr	r5, [r2, #4]
 8001054:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001058:	430d      	orrs	r5, r1
 800105a:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800105c:	6a15      	ldr	r5, [r2, #32]
 800105e:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001062:	3101      	adds	r1, #1
 8001064:	4329      	orrs	r1, r5
 8001066:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001068:	69d1      	ldr	r1, [r2, #28]
 800106a:	4d36      	ldr	r5, [pc, #216]	; (8001144 <HAL_I2C_Init+0x138>)
 800106c:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001070:	42ab      	cmp	r3, r5
 8001072:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001076:	f100 30ff 	add.w	r0, r0, #4294967295
 800107a:	d848      	bhi.n	800110e <HAL_I2C_Init+0x102>
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001082:	1c43      	adds	r3, r0, #1
 8001084:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001088:	2b04      	cmp	r3, #4
 800108a:	bf38      	it	cc
 800108c:	2304      	movcc	r3, #4
 800108e:	430b      	orrs	r3, r1
 8001090:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001092:	6811      	ldr	r1, [r2, #0]
 8001094:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8001098:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800109c:	4303      	orrs	r3, r0
 800109e:	430b      	orrs	r3, r1
 80010a0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80010a2:	6891      	ldr	r1, [r2, #8]
 80010a4:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80010a8:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80010ac:	4303      	orrs	r3, r0
 80010ae:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80010b2:	430b      	orrs	r3, r1
 80010b4:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80010b6:	68d1      	ldr	r1, [r2, #12]
 80010b8:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80010bc:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80010c0:	4303      	orrs	r3, r0
 80010c2:	430b      	orrs	r3, r1
 80010c4:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80010c6:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010c8:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80010d0:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010d2:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80010d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80010d8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010da:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80010de:	e799      	b.n	8001014 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80010e0:	4a1b      	ldr	r2, [pc, #108]	; (8001150 <HAL_I2C_Init+0x144>)
 80010e2:	4290      	cmp	r0, r2
 80010e4:	d995      	bls.n	8001012 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80010e6:	4e19      	ldr	r6, [pc, #100]	; (800114c <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010e8:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80010ec:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010f0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010f2:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010f4:	6855      	ldr	r5, [r2, #4]
 80010f6:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80010fa:	4335      	orrs	r5, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010fc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001100:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001102:	6a15      	ldr	r5, [r2, #32]
 8001104:	fbb1 f1f6 	udiv	r1, r1, r6
 8001108:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800110c:	e7a9      	b.n	8001062 <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800110e:	68a5      	ldr	r5, [r4, #8]
 8001110:	b955      	cbnz	r5, 8001128 <HAL_I2C_Init+0x11c>
 8001112:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001116:	fbb0 f0f3 	udiv	r0, r0, r3
 800111a:	1c43      	adds	r3, r0, #1
 800111c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001120:	b16b      	cbz	r3, 800113e <HAL_I2C_Init+0x132>
 8001122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001126:	e7b2      	b.n	800108e <HAL_I2C_Init+0x82>
 8001128:	2519      	movs	r5, #25
 800112a:	436b      	muls	r3, r5
 800112c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001130:	1c43      	adds	r3, r0, #1
 8001132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001136:	b113      	cbz	r3, 800113e <HAL_I2C_Init+0x132>
 8001138:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113c:	e7a7      	b.n	800108e <HAL_I2C_Init+0x82>
 800113e:	2301      	movs	r3, #1
 8001140:	e7a5      	b.n	800108e <HAL_I2C_Init+0x82>
 8001142:	bf00      	nop
 8001144:	000186a0 	.word	0x000186a0
 8001148:	001e847f 	.word	0x001e847f
 800114c:	000f4240 	.word	0x000f4240
 8001150:	003d08ff 	.word	0x003d08ff

08001154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001154:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001158:	4605      	mov	r5, r0
 800115a:	b908      	cbnz	r0, 8001160 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800115c:	2001      	movs	r0, #1
 800115e:	e03c      	b.n	80011da <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001160:	6803      	ldr	r3, [r0, #0]
 8001162:	07db      	lsls	r3, r3, #31
 8001164:	d410      	bmi.n	8001188 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001166:	682b      	ldr	r3, [r5, #0]
 8001168:	079f      	lsls	r7, r3, #30
 800116a:	d45d      	bmi.n	8001228 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116c:	682b      	ldr	r3, [r5, #0]
 800116e:	0719      	lsls	r1, r3, #28
 8001170:	f100 8094 	bmi.w	800129c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001174:	682b      	ldr	r3, [r5, #0]
 8001176:	075a      	lsls	r2, r3, #29
 8001178:	f100 80be 	bmi.w	80012f8 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800117c:	69e8      	ldr	r0, [r5, #28]
 800117e:	2800      	cmp	r0, #0
 8001180:	f040 812c 	bne.w	80013dc <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001184:	2000      	movs	r0, #0
 8001186:	e028      	b.n	80011da <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001188:	4c8f      	ldr	r4, [pc, #572]	; (80013c8 <HAL_RCC_OscConfig+0x274>)
 800118a:	6863      	ldr	r3, [r4, #4]
 800118c:	f003 030c 	and.w	r3, r3, #12
 8001190:	2b04      	cmp	r3, #4
 8001192:	d007      	beq.n	80011a4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001194:	6863      	ldr	r3, [r4, #4]
 8001196:	f003 030c 	and.w	r3, r3, #12
 800119a:	2b08      	cmp	r3, #8
 800119c:	d109      	bne.n	80011b2 <HAL_RCC_OscConfig+0x5e>
 800119e:	6863      	ldr	r3, [r4, #4]
 80011a0:	03de      	lsls	r6, r3, #15
 80011a2:	d506      	bpl.n	80011b2 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	039c      	lsls	r4, r3, #14
 80011a8:	d5dd      	bpl.n	8001166 <HAL_RCC_OscConfig+0x12>
 80011aa:	686b      	ldr	r3, [r5, #4]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1da      	bne.n	8001166 <HAL_RCC_OscConfig+0x12>
 80011b0:	e7d4      	b.n	800115c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b2:	686b      	ldr	r3, [r5, #4]
 80011b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b8:	d112      	bne.n	80011e0 <HAL_RCC_OscConfig+0x8c>
 80011ba:	6823      	ldr	r3, [r4, #0]
 80011bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011c2:	f7ff fca3 	bl	8000b0c <HAL_GetTick>
 80011c6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011c8:	6823      	ldr	r3, [r4, #0]
 80011ca:	0398      	lsls	r0, r3, #14
 80011cc:	d4cb      	bmi.n	8001166 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ce:	f7ff fc9d 	bl	8000b0c <HAL_GetTick>
 80011d2:	1b80      	subs	r0, r0, r6
 80011d4:	2864      	cmp	r0, #100	; 0x64
 80011d6:	d9f7      	bls.n	80011c8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80011d8:	2003      	movs	r0, #3
}
 80011da:	b002      	add	sp, #8
 80011dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e0:	b99b      	cbnz	r3, 800120a <HAL_RCC_OscConfig+0xb6>
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e8:	6023      	str	r3, [r4, #0]
 80011ea:	6823      	ldr	r3, [r4, #0]
 80011ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011f2:	f7ff fc8b 	bl	8000b0c <HAL_GetTick>
 80011f6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f8:	6823      	ldr	r3, [r4, #0]
 80011fa:	0399      	lsls	r1, r3, #14
 80011fc:	d5b3      	bpl.n	8001166 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011fe:	f7ff fc85 	bl	8000b0c <HAL_GetTick>
 8001202:	1b80      	subs	r0, r0, r6
 8001204:	2864      	cmp	r0, #100	; 0x64
 8001206:	d9f7      	bls.n	80011f8 <HAL_RCC_OscConfig+0xa4>
 8001208:	e7e6      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800120a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800120e:	6823      	ldr	r3, [r4, #0]
 8001210:	d103      	bne.n	800121a <HAL_RCC_OscConfig+0xc6>
 8001212:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001216:	6023      	str	r3, [r4, #0]
 8001218:	e7cf      	b.n	80011ba <HAL_RCC_OscConfig+0x66>
 800121a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800121e:	6023      	str	r3, [r4, #0]
 8001220:	6823      	ldr	r3, [r4, #0]
 8001222:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001226:	e7cb      	b.n	80011c0 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001228:	4c67      	ldr	r4, [pc, #412]	; (80013c8 <HAL_RCC_OscConfig+0x274>)
 800122a:	6863      	ldr	r3, [r4, #4]
 800122c:	f013 0f0c 	tst.w	r3, #12
 8001230:	d007      	beq.n	8001242 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001232:	6863      	ldr	r3, [r4, #4]
 8001234:	f003 030c 	and.w	r3, r3, #12
 8001238:	2b08      	cmp	r3, #8
 800123a:	d110      	bne.n	800125e <HAL_RCC_OscConfig+0x10a>
 800123c:	6863      	ldr	r3, [r4, #4]
 800123e:	03da      	lsls	r2, r3, #15
 8001240:	d40d      	bmi.n	800125e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001242:	6823      	ldr	r3, [r4, #0]
 8001244:	079b      	lsls	r3, r3, #30
 8001246:	d502      	bpl.n	800124e <HAL_RCC_OscConfig+0xfa>
 8001248:	692b      	ldr	r3, [r5, #16]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d186      	bne.n	800115c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124e:	6823      	ldr	r3, [r4, #0]
 8001250:	696a      	ldr	r2, [r5, #20]
 8001252:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001256:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800125a:	6023      	str	r3, [r4, #0]
 800125c:	e786      	b.n	800116c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800125e:	692a      	ldr	r2, [r5, #16]
 8001260:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <HAL_RCC_OscConfig+0x278>)
 8001262:	b16a      	cbz	r2, 8001280 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001264:	2201      	movs	r2, #1
 8001266:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001268:	f7ff fc50 	bl	8000b0c <HAL_GetTick>
 800126c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800126e:	6823      	ldr	r3, [r4, #0]
 8001270:	079f      	lsls	r7, r3, #30
 8001272:	d4ec      	bmi.n	800124e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001274:	f7ff fc4a 	bl	8000b0c <HAL_GetTick>
 8001278:	1b80      	subs	r0, r0, r6
 800127a:	2802      	cmp	r0, #2
 800127c:	d9f7      	bls.n	800126e <HAL_RCC_OscConfig+0x11a>
 800127e:	e7ab      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001280:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001282:	f7ff fc43 	bl	8000b0c <HAL_GetTick>
 8001286:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	0798      	lsls	r0, r3, #30
 800128c:	f57f af6e 	bpl.w	800116c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001290:	f7ff fc3c 	bl	8000b0c <HAL_GetTick>
 8001294:	1b80      	subs	r0, r0, r6
 8001296:	2802      	cmp	r0, #2
 8001298:	d9f6      	bls.n	8001288 <HAL_RCC_OscConfig+0x134>
 800129a:	e79d      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800129c:	69aa      	ldr	r2, [r5, #24]
 800129e:	4c4a      	ldr	r4, [pc, #296]	; (80013c8 <HAL_RCC_OscConfig+0x274>)
 80012a0:	4b4b      	ldr	r3, [pc, #300]	; (80013d0 <HAL_RCC_OscConfig+0x27c>)
 80012a2:	b1da      	cbz	r2, 80012dc <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80012a8:	f7ff fc30 	bl	8000b0c <HAL_GetTick>
 80012ac:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012b0:	079b      	lsls	r3, r3, #30
 80012b2:	d50d      	bpl.n	80012d0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012b4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80012b8:	4b46      	ldr	r3, [pc, #280]	; (80013d4 <HAL_RCC_OscConfig+0x280>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80012c0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80012c2:	bf00      	nop
  }
  while (Delay --);
 80012c4:	9b01      	ldr	r3, [sp, #4]
 80012c6:	1e5a      	subs	r2, r3, #1
 80012c8:	9201      	str	r2, [sp, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1f9      	bne.n	80012c2 <HAL_RCC_OscConfig+0x16e>
 80012ce:	e751      	b.n	8001174 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d0:	f7ff fc1c 	bl	8000b0c <HAL_GetTick>
 80012d4:	1b80      	subs	r0, r0, r6
 80012d6:	2802      	cmp	r0, #2
 80012d8:	d9e9      	bls.n	80012ae <HAL_RCC_OscConfig+0x15a>
 80012da:	e77d      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80012dc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80012de:	f7ff fc15 	bl	8000b0c <HAL_GetTick>
 80012e2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012e6:	079f      	lsls	r7, r3, #30
 80012e8:	f57f af44 	bpl.w	8001174 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012ec:	f7ff fc0e 	bl	8000b0c <HAL_GetTick>
 80012f0:	1b80      	subs	r0, r0, r6
 80012f2:	2802      	cmp	r0, #2
 80012f4:	d9f6      	bls.n	80012e4 <HAL_RCC_OscConfig+0x190>
 80012f6:	e76f      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012f8:	4c33      	ldr	r4, [pc, #204]	; (80013c8 <HAL_RCC_OscConfig+0x274>)
 80012fa:	69e3      	ldr	r3, [r4, #28]
 80012fc:	00d8      	lsls	r0, r3, #3
 80012fe:	d424      	bmi.n	800134a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001300:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001302:	69e3      	ldr	r3, [r4, #28]
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	61e3      	str	r3, [r4, #28]
 800130a:	69e3      	ldr	r3, [r4, #28]
 800130c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001314:	4e30      	ldr	r6, [pc, #192]	; (80013d8 <HAL_RCC_OscConfig+0x284>)
 8001316:	6833      	ldr	r3, [r6, #0]
 8001318:	05d9      	lsls	r1, r3, #23
 800131a:	d518      	bpl.n	800134e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800131c:	68eb      	ldr	r3, [r5, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d126      	bne.n	8001370 <HAL_RCC_OscConfig+0x21c>
 8001322:	6a23      	ldr	r3, [r4, #32]
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800132a:	f7ff fbef 	bl	8000b0c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001332:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001334:	6a23      	ldr	r3, [r4, #32]
 8001336:	079b      	lsls	r3, r3, #30
 8001338:	d53f      	bpl.n	80013ba <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800133a:	2f00      	cmp	r7, #0
 800133c:	f43f af1e 	beq.w	800117c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001340:	69e3      	ldr	r3, [r4, #28]
 8001342:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001346:	61e3      	str	r3, [r4, #28]
 8001348:	e718      	b.n	800117c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800134a:	2700      	movs	r7, #0
 800134c:	e7e2      	b.n	8001314 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800134e:	6833      	ldr	r3, [r6, #0]
 8001350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001354:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001356:	f7ff fbd9 	bl	8000b0c <HAL_GetTick>
 800135a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135c:	6833      	ldr	r3, [r6, #0]
 800135e:	05da      	lsls	r2, r3, #23
 8001360:	d4dc      	bmi.n	800131c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001362:	f7ff fbd3 	bl	8000b0c <HAL_GetTick>
 8001366:	eba0 0008 	sub.w	r0, r0, r8
 800136a:	2864      	cmp	r0, #100	; 0x64
 800136c:	d9f6      	bls.n	800135c <HAL_RCC_OscConfig+0x208>
 800136e:	e733      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001370:	b9ab      	cbnz	r3, 800139e <HAL_RCC_OscConfig+0x24a>
 8001372:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001374:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001378:	f023 0301 	bic.w	r3, r3, #1
 800137c:	6223      	str	r3, [r4, #32]
 800137e:	6a23      	ldr	r3, [r4, #32]
 8001380:	f023 0304 	bic.w	r3, r3, #4
 8001384:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001386:	f7ff fbc1 	bl	8000b0c <HAL_GetTick>
 800138a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800138c:	6a23      	ldr	r3, [r4, #32]
 800138e:	0798      	lsls	r0, r3, #30
 8001390:	d5d3      	bpl.n	800133a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001392:	f7ff fbbb 	bl	8000b0c <HAL_GetTick>
 8001396:	1b80      	subs	r0, r0, r6
 8001398:	4540      	cmp	r0, r8
 800139a:	d9f7      	bls.n	800138c <HAL_RCC_OscConfig+0x238>
 800139c:	e71c      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800139e:	2b05      	cmp	r3, #5
 80013a0:	6a23      	ldr	r3, [r4, #32]
 80013a2:	d103      	bne.n	80013ac <HAL_RCC_OscConfig+0x258>
 80013a4:	f043 0304 	orr.w	r3, r3, #4
 80013a8:	6223      	str	r3, [r4, #32]
 80013aa:	e7ba      	b.n	8001322 <HAL_RCC_OscConfig+0x1ce>
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	6223      	str	r3, [r4, #32]
 80013b2:	6a23      	ldr	r3, [r4, #32]
 80013b4:	f023 0304 	bic.w	r3, r3, #4
 80013b8:	e7b6      	b.n	8001328 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f7ff fba7 	bl	8000b0c <HAL_GetTick>
 80013be:	eba0 0008 	sub.w	r0, r0, r8
 80013c2:	42b0      	cmp	r0, r6
 80013c4:	d9b6      	bls.n	8001334 <HAL_RCC_OscConfig+0x1e0>
 80013c6:	e707      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
 80013c8:	40021000 	.word	0x40021000
 80013cc:	42420000 	.word	0x42420000
 80013d0:	42420480 	.word	0x42420480
 80013d4:	20000008 	.word	0x20000008
 80013d8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013dc:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <HAL_RCC_OscConfig+0x334>)
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	461c      	mov	r4, r3
 80013e2:	f002 020c 	and.w	r2, r2, #12
 80013e6:	2a08      	cmp	r2, #8
 80013e8:	d03d      	beq.n	8001466 <HAL_RCC_OscConfig+0x312>
 80013ea:	2300      	movs	r3, #0
 80013ec:	4e27      	ldr	r6, [pc, #156]	; (800148c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013ee:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80013f0:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013f2:	d12b      	bne.n	800144c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80013f4:	f7ff fb8a 	bl	8000b0c <HAL_GetTick>
 80013f8:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	0199      	lsls	r1, r3, #6
 80013fe:	d41f      	bmi.n	8001440 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001400:	6a2b      	ldr	r3, [r5, #32]
 8001402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001406:	d105      	bne.n	8001414 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001408:	6862      	ldr	r2, [r4, #4]
 800140a:	68a9      	ldr	r1, [r5, #8]
 800140c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001410:	430a      	orrs	r2, r1
 8001412:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001414:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001416:	6862      	ldr	r2, [r4, #4]
 8001418:	430b      	orrs	r3, r1
 800141a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800141e:	4313      	orrs	r3, r2
 8001420:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001422:	2301      	movs	r3, #1
 8001424:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001426:	f7ff fb71 	bl	8000b0c <HAL_GetTick>
 800142a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	019a      	lsls	r2, r3, #6
 8001430:	f53f aea8 	bmi.w	8001184 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001434:	f7ff fb6a 	bl	8000b0c <HAL_GetTick>
 8001438:	1b40      	subs	r0, r0, r5
 800143a:	2802      	cmp	r0, #2
 800143c:	d9f6      	bls.n	800142c <HAL_RCC_OscConfig+0x2d8>
 800143e:	e6cb      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001440:	f7ff fb64 	bl	8000b0c <HAL_GetTick>
 8001444:	1bc0      	subs	r0, r0, r7
 8001446:	2802      	cmp	r0, #2
 8001448:	d9d7      	bls.n	80013fa <HAL_RCC_OscConfig+0x2a6>
 800144a:	e6c5      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800144c:	f7ff fb5e 	bl	8000b0c <HAL_GetTick>
 8001450:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001452:	6823      	ldr	r3, [r4, #0]
 8001454:	019b      	lsls	r3, r3, #6
 8001456:	f57f ae95 	bpl.w	8001184 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145a:	f7ff fb57 	bl	8000b0c <HAL_GetTick>
 800145e:	1b40      	subs	r0, r0, r5
 8001460:	2802      	cmp	r0, #2
 8001462:	d9f6      	bls.n	8001452 <HAL_RCC_OscConfig+0x2fe>
 8001464:	e6b8      	b.n	80011d8 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001466:	2801      	cmp	r0, #1
 8001468:	f43f aeb7 	beq.w	80011da <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 800146c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800146e:	6a2b      	ldr	r3, [r5, #32]
 8001470:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001474:	429a      	cmp	r2, r3
 8001476:	f47f ae71 	bne.w	800115c <HAL_RCC_OscConfig+0x8>
 800147a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800147c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001480:	1ac0      	subs	r0, r0, r3
 8001482:	bf18      	it	ne
 8001484:	2001      	movne	r0, #1
 8001486:	e6a8      	b.n	80011da <HAL_RCC_OscConfig+0x86>
 8001488:	40021000 	.word	0x40021000
 800148c:	42420060 	.word	0x42420060

08001490 <HAL_RCC_GetSysClockFreq>:
{
 8001490:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001492:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001494:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001496:	ac02      	add	r4, sp, #8
 8001498:	f103 0510 	add.w	r5, r3, #16
 800149c:	4622      	mov	r2, r4
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	6859      	ldr	r1, [r3, #4]
 80014a2:	3308      	adds	r3, #8
 80014a4:	c203      	stmia	r2!, {r0, r1}
 80014a6:	42ab      	cmp	r3, r5
 80014a8:	4614      	mov	r4, r2
 80014aa:	d1f7      	bne.n	800149c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014ac:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80014b0:	4911      	ldr	r1, [pc, #68]	; (80014f8 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014b2:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80014b6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80014b8:	f003 020c 	and.w	r2, r3, #12
 80014bc:	2a08      	cmp	r2, #8
 80014be:	d117      	bne.n	80014f0 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014c0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80014c4:	a806      	add	r0, sp, #24
 80014c6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014c8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014ca:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014ce:	d50c      	bpl.n	80014ea <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014d0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014d2:	480a      	ldr	r0, [pc, #40]	; (80014fc <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014d4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014d8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014da:	aa06      	add	r2, sp, #24
 80014dc:	4413      	add	r3, r2
 80014de:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014e2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80014e6:	b007      	add	sp, #28
 80014e8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014ea:	4805      	ldr	r0, [pc, #20]	; (8001500 <HAL_RCC_GetSysClockFreq+0x70>)
 80014ec:	4350      	muls	r0, r2
 80014ee:	e7fa      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80014f2:	e7f8      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0x56>
 80014f4:	080054c0 	.word	0x080054c0
 80014f8:	40021000 	.word	0x40021000
 80014fc:	007a1200 	.word	0x007a1200
 8001500:	003d0900 	.word	0x003d0900

08001504 <HAL_RCC_ClockConfig>:
{
 8001504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001508:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800150a:	4604      	mov	r4, r0
 800150c:	b910      	cbnz	r0, 8001514 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800150e:	2001      	movs	r0, #1
}
 8001510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001514:	4a44      	ldr	r2, [pc, #272]	; (8001628 <HAL_RCC_ClockConfig+0x124>)
 8001516:	6813      	ldr	r3, [r2, #0]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	428b      	cmp	r3, r1
 800151e:	d328      	bcc.n	8001572 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001520:	6821      	ldr	r1, [r4, #0]
 8001522:	078e      	lsls	r6, r1, #30
 8001524:	d430      	bmi.n	8001588 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001526:	07ca      	lsls	r2, r1, #31
 8001528:	d443      	bmi.n	80015b2 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800152a:	4a3f      	ldr	r2, [pc, #252]	; (8001628 <HAL_RCC_ClockConfig+0x124>)
 800152c:	6813      	ldr	r3, [r2, #0]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	42ab      	cmp	r3, r5
 8001534:	d865      	bhi.n	8001602 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001536:	6822      	ldr	r2, [r4, #0]
 8001538:	4d3c      	ldr	r5, [pc, #240]	; (800162c <HAL_RCC_ClockConfig+0x128>)
 800153a:	f012 0f04 	tst.w	r2, #4
 800153e:	d16c      	bne.n	800161a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001540:	0713      	lsls	r3, r2, #28
 8001542:	d506      	bpl.n	8001552 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001544:	686b      	ldr	r3, [r5, #4]
 8001546:	6922      	ldr	r2, [r4, #16]
 8001548:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800154c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001550:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001552:	f7ff ff9d 	bl	8001490 <HAL_RCC_GetSysClockFreq>
 8001556:	686b      	ldr	r3, [r5, #4]
 8001558:	4a35      	ldr	r2, [pc, #212]	; (8001630 <HAL_RCC_ClockConfig+0x12c>)
 800155a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800155e:	5cd3      	ldrb	r3, [r2, r3]
 8001560:	40d8      	lsrs	r0, r3
 8001562:	4b34      	ldr	r3, [pc, #208]	; (8001634 <HAL_RCC_ClockConfig+0x130>)
 8001564:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001566:	4b34      	ldr	r3, [pc, #208]	; (8001638 <HAL_RCC_ClockConfig+0x134>)
 8001568:	6818      	ldr	r0, [r3, #0]
 800156a:	f7ff fa8d 	bl	8000a88 <HAL_InitTick>
  return HAL_OK;
 800156e:	2000      	movs	r0, #0
 8001570:	e7ce      	b.n	8001510 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	6813      	ldr	r3, [r2, #0]
 8001574:	f023 0307 	bic.w	r3, r3, #7
 8001578:	430b      	orrs	r3, r1
 800157a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157c:	6813      	ldr	r3, [r2, #0]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	428b      	cmp	r3, r1
 8001584:	d1c3      	bne.n	800150e <HAL_RCC_ClockConfig+0xa>
 8001586:	e7cb      	b.n	8001520 <HAL_RCC_ClockConfig+0x1c>
 8001588:	4b28      	ldr	r3, [pc, #160]	; (800162c <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800158a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800158e:	bf1e      	ittt	ne
 8001590:	685a      	ldrne	r2, [r3, #4]
 8001592:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001596:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001598:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800159a:	bf42      	ittt	mi
 800159c:	685a      	ldrmi	r2, [r3, #4]
 800159e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80015a2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	68a0      	ldr	r0, [r4, #8]
 80015a8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80015ac:	4302      	orrs	r2, r0
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	e7b9      	b.n	8001526 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015b2:	6862      	ldr	r2, [r4, #4]
 80015b4:	4e1d      	ldr	r6, [pc, #116]	; (800162c <HAL_RCC_ClockConfig+0x128>)
 80015b6:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b8:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ba:	d11a      	bne.n	80015f2 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015bc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c0:	d0a5      	beq.n	800150e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015c2:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015c8:	f023 0303 	bic.w	r3, r3, #3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80015d0:	f7ff fa9c 	bl	8000b0c <HAL_GetTick>
 80015d4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015d6:	6873      	ldr	r3, [r6, #4]
 80015d8:	6862      	ldr	r2, [r4, #4]
 80015da:	f003 030c 	and.w	r3, r3, #12
 80015de:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80015e2:	d0a2      	beq.n	800152a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e4:	f7ff fa92 	bl	8000b0c <HAL_GetTick>
 80015e8:	1bc0      	subs	r0, r0, r7
 80015ea:	4540      	cmp	r0, r8
 80015ec:	d9f3      	bls.n	80015d6 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80015ee:	2003      	movs	r0, #3
 80015f0:	e78e      	b.n	8001510 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015f2:	2a02      	cmp	r2, #2
 80015f4:	d102      	bne.n	80015fc <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015f6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015fa:	e7e1      	b.n	80015c0 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fc:	f013 0f02 	tst.w	r3, #2
 8001600:	e7de      	b.n	80015c0 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001602:	6813      	ldr	r3, [r2, #0]
 8001604:	f023 0307 	bic.w	r3, r3, #7
 8001608:	432b      	orrs	r3, r5
 800160a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800160c:	6813      	ldr	r3, [r2, #0]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	42ab      	cmp	r3, r5
 8001614:	f47f af7b 	bne.w	800150e <HAL_RCC_ClockConfig+0xa>
 8001618:	e78d      	b.n	8001536 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800161a:	686b      	ldr	r3, [r5, #4]
 800161c:	68e1      	ldr	r1, [r4, #12]
 800161e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001622:	430b      	orrs	r3, r1
 8001624:	606b      	str	r3, [r5, #4]
 8001626:	e78b      	b.n	8001540 <HAL_RCC_ClockConfig+0x3c>
 8001628:	40022000 	.word	0x40022000
 800162c:	40021000 	.word	0x40021000
 8001630:	080055f8 	.word	0x080055f8
 8001634:	20000008 	.word	0x20000008
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800163c:	4b04      	ldr	r3, [pc, #16]	; (8001650 <HAL_RCC_GetPCLK1Freq+0x14>)
 800163e:	4a05      	ldr	r2, [pc, #20]	; (8001654 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001646:	5cd3      	ldrb	r3, [r2, r3]
 8001648:	4a03      	ldr	r2, [pc, #12]	; (8001658 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800164a:	6810      	ldr	r0, [r2, #0]
}
 800164c:	40d8      	lsrs	r0, r3
 800164e:	4770      	bx	lr
 8001650:	40021000 	.word	0x40021000
 8001654:	08005608 	.word	0x08005608
 8001658:	20000008 	.word	0x20000008

0800165c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <HAL_RCC_GetPCLK2Freq+0x14>)
 800165e:	4a05      	ldr	r2, [pc, #20]	; (8001674 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	4a03      	ldr	r2, [pc, #12]	; (8001678 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800166a:	6810      	ldr	r0, [r2, #0]
}
 800166c:	40d8      	lsrs	r0, r3
 800166e:	4770      	bx	lr
 8001670:	40021000 	.word	0x40021000
 8001674:	08005608 	.word	0x08005608
 8001678:	20000008 	.word	0x20000008

0800167c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800167c:	6803      	ldr	r3, [r0, #0]
{
 800167e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001682:	07d9      	lsls	r1, r3, #31
{
 8001684:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001686:	d520      	bpl.n	80016ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001688:	4c35      	ldr	r4, [pc, #212]	; (8001760 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800168a:	69e3      	ldr	r3, [r4, #28]
 800168c:	00da      	lsls	r2, r3, #3
 800168e:	d432      	bmi.n	80016f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001690:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001692:	69e3      	ldr	r3, [r4, #28]
 8001694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001698:	61e3      	str	r3, [r4, #28]
 800169a:	69e3      	ldr	r3, [r4, #28]
 800169c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a4:	4e2f      	ldr	r6, [pc, #188]	; (8001764 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80016a6:	6833      	ldr	r3, [r6, #0]
 80016a8:	05db      	lsls	r3, r3, #23
 80016aa:	d526      	bpl.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016ac:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016ae:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80016b2:	d136      	bne.n	8001722 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016b4:	6a23      	ldr	r3, [r4, #32]
 80016b6:	686a      	ldr	r2, [r5, #4]
 80016b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016bc:	4313      	orrs	r3, r2
 80016be:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016c0:	b11f      	cbz	r7, 80016ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c2:	69e3      	ldr	r3, [r4, #28]
 80016c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016c8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016ca:	6828      	ldr	r0, [r5, #0]
 80016cc:	0783      	lsls	r3, r0, #30
 80016ce:	d506      	bpl.n	80016de <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016d0:	4a23      	ldr	r2, [pc, #140]	; (8001760 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80016d2:	68a9      	ldr	r1, [r5, #8]
 80016d4:	6853      	ldr	r3, [r2, #4]
 80016d6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016da:	430b      	orrs	r3, r1
 80016dc:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80016de:	f010 0010 	ands.w	r0, r0, #16
 80016e2:	d01b      	beq.n	800171c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016e4:	4a1e      	ldr	r2, [pc, #120]	; (8001760 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80016e6:	68e9      	ldr	r1, [r5, #12]
 80016e8:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80016ea:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016ec:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80016f0:	430b      	orrs	r3, r1
 80016f2:	6053      	str	r3, [r2, #4]
 80016f4:	e012      	b.n	800171c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80016f6:	2700      	movs	r7, #0
 80016f8:	e7d4      	b.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016fa:	6833      	ldr	r3, [r6, #0]
 80016fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001700:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001702:	f7ff fa03 	bl	8000b0c <HAL_GetTick>
 8001706:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001708:	6833      	ldr	r3, [r6, #0]
 800170a:	05d8      	lsls	r0, r3, #23
 800170c:	d4ce      	bmi.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170e:	f7ff f9fd 	bl	8000b0c <HAL_GetTick>
 8001712:	eba0 0008 	sub.w	r0, r0, r8
 8001716:	2864      	cmp	r0, #100	; 0x64
 8001718:	d9f6      	bls.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800171a:	2003      	movs	r0, #3
}
 800171c:	b002      	add	sp, #8
 800171e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001722:	686a      	ldr	r2, [r5, #4]
 8001724:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001728:	429a      	cmp	r2, r3
 800172a:	d0c3      	beq.n	80016b4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800172c:	2001      	movs	r0, #1
 800172e:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001730:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001732:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001734:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001736:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800173a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 800173c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800173e:	07d9      	lsls	r1, r3, #31
 8001740:	d5b8      	bpl.n	80016b4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001742:	f7ff f9e3 	bl	8000b0c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001746:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800174a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800174c:	6a23      	ldr	r3, [r4, #32]
 800174e:	079a      	lsls	r2, r3, #30
 8001750:	d4b0      	bmi.n	80016b4 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff f9db 	bl	8000b0c <HAL_GetTick>
 8001756:	1b80      	subs	r0, r0, r6
 8001758:	4540      	cmp	r0, r8
 800175a:	d9f7      	bls.n	800174c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 800175c:	e7dd      	b.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
 8001764:	40007000 	.word	0x40007000
 8001768:	42420440 	.word	0x42420440

0800176c <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800176e:	4604      	mov	r4, r0
 8001770:	460e      	mov	r6, r1
 8001772:	4615      	mov	r5, r2
 8001774:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001776:	6821      	ldr	r1, [r4, #0]
 8001778:	688a      	ldr	r2, [r1, #8]
 800177a:	ea36 0302 	bics.w	r3, r6, r2
 800177e:	d001      	beq.n	8001784 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001780:	2000      	movs	r0, #0
 8001782:	e02d      	b.n	80017e0 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8001784:	1c6b      	adds	r3, r5, #1
 8001786:	d0f7      	beq.n	8001778 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001788:	f7ff f9c0 	bl	8000b0c <HAL_GetTick>
 800178c:	1bc0      	subs	r0, r0, r7
 800178e:	4285      	cmp	r5, r0
 8001790:	d8f1      	bhi.n	8001776 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800179a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800179c:	6862      	ldr	r2, [r4, #4]
 800179e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80017a2:	d10a      	bne.n	80017ba <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 80017a4:	68a2      	ldr	r2, [r4, #8]
 80017a6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80017aa:	d002      	beq.n	80017b2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80017ac:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80017b0:	d103      	bne.n	80017ba <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017b8:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80017ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80017bc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80017c0:	d107      	bne.n	80017d2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017d0:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80017d2:	2301      	movs	r3, #1
 80017d4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80017d8:	2300      	movs	r3, #0
 80017da:	2003      	movs	r0, #3
 80017dc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80017e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080017e2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80017e2:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80017e4:	4613      	mov	r3, r2
 80017e6:	460a      	mov	r2, r1
 80017e8:	2180      	movs	r1, #128	; 0x80
{
 80017ea:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80017ec:	f7ff ffbe 	bl	800176c <SPI_WaitFlagStateUntilTimeout.constprop.6>
 80017f0:	b120      	cbz	r0, 80017fc <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80017f2:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80017f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80017f6:	f043 0320 	orr.w	r3, r3, #32
 80017fa:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80017fc:	bd10      	pop	{r4, pc}

080017fe <HAL_SPI_Init>:
{
 80017fe:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001800:	4604      	mov	r4, r0
 8001802:	2800      	cmp	r0, #0
 8001804:	d034      	beq.n	8001870 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800180a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800180e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001812:	b91b      	cbnz	r3, 800181c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001814:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001818:	f000 ffb4 	bl	8002784 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800181c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800181e:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001820:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001824:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001826:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001828:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800182c:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800182e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001832:	4303      	orrs	r3, r0
 8001834:	68e0      	ldr	r0, [r4, #12]
 8001836:	4303      	orrs	r3, r0
 8001838:	6920      	ldr	r0, [r4, #16]
 800183a:	4303      	orrs	r3, r0
 800183c:	6960      	ldr	r0, [r4, #20]
 800183e:	4303      	orrs	r3, r0
 8001840:	69e0      	ldr	r0, [r4, #28]
 8001842:	4303      	orrs	r3, r0
 8001844:	6a20      	ldr	r0, [r4, #32]
 8001846:	4303      	orrs	r3, r0
 8001848:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800184a:	4303      	orrs	r3, r0
 800184c:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001850:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001852:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001854:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001858:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800185a:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800185c:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800185e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001860:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001864:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001866:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001868:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800186a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800186e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001870:	2001      	movs	r0, #1
 8001872:	e7fc      	b.n	800186e <HAL_SPI_Init+0x70>

08001874 <HAL_SPI_Transmit>:
{
 8001874:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001878:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800187a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800187e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001880:	2b01      	cmp	r3, #1
{
 8001882:	460d      	mov	r5, r1
 8001884:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001886:	f000 809c 	beq.w	80019c2 <HAL_SPI_Transmit+0x14e>
 800188a:	2301      	movs	r3, #1
 800188c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001890:	f7ff f93c 	bl	8000b0c <HAL_GetTick>
 8001894:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001896:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800189a:	b2c0      	uxtb	r0, r0
 800189c:	2801      	cmp	r0, #1
 800189e:	f040 808e 	bne.w	80019be <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 80018a2:	2d00      	cmp	r5, #0
 80018a4:	d05e      	beq.n	8001964 <HAL_SPI_Transmit+0xf0>
 80018a6:	f1b8 0f00 	cmp.w	r8, #0
 80018aa:	d05b      	beq.n	8001964 <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80018ac:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018ae:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80018b0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018b4:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018b6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018b8:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80018ba:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 80018be:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80018c0:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80018c2:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 80018c6:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 80018cc:	bf08      	it	eq
 80018ce:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80018d0:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 80018d2:	bf08      	it	eq
 80018d4:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 80018d8:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 80018dc:	bf08      	it	eq
 80018de:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018e0:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80018e2:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018e4:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80018e6:	bf5e      	ittt	pl
 80018e8:	6803      	ldrpl	r3, [r0, #0]
 80018ea:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80018ee:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80018f0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80018f4:	6863      	ldr	r3, [r4, #4]
 80018f6:	d13e      	bne.n	8001976 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018f8:	b113      	cbz	r3, 8001900 <HAL_SPI_Transmit+0x8c>
 80018fa:	f1b8 0f01 	cmp.w	r8, #1
 80018fe:	d107      	bne.n	8001910 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001900:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001904:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001906:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001908:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800190a:	3b01      	subs	r3, #1
 800190c:	b29b      	uxth	r3, r3
 800190e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001910:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001912:	b29b      	uxth	r3, r3
 8001914:	b9a3      	cbnz	r3, 8001940 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001916:	463a      	mov	r2, r7
 8001918:	4631      	mov	r1, r6
 800191a:	4620      	mov	r0, r4
 800191c:	f7ff ff61 	bl	80017e2 <SPI_EndRxTxTransaction>
 8001920:	2800      	cmp	r0, #0
 8001922:	d149      	bne.n	80019b8 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001924:	68a3      	ldr	r3, [r4, #8]
 8001926:	b933      	cbnz	r3, 8001936 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001928:	9301      	str	r3, [sp, #4]
 800192a:	6823      	ldr	r3, [r4, #0]
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	9201      	str	r2, [sp, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001936:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001938:	3000      	adds	r0, #0
 800193a:	bf18      	it	ne
 800193c:	2001      	movne	r0, #1
error:
 800193e:	e011      	b.n	8001964 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001940:	6822      	ldr	r2, [r4, #0]
 8001942:	6893      	ldr	r3, [r2, #8]
 8001944:	0798      	lsls	r0, r3, #30
 8001946:	d505      	bpl.n	8001954 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001948:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800194a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800194e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001950:	6323      	str	r3, [r4, #48]	; 0x30
 8001952:	e7d9      	b.n	8001908 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001954:	f7ff f8da 	bl	8000b0c <HAL_GetTick>
 8001958:	1bc0      	subs	r0, r0, r7
 800195a:	42b0      	cmp	r0, r6
 800195c:	d3d8      	bcc.n	8001910 <HAL_SPI_Transmit+0x9c>
 800195e:	1c71      	adds	r1, r6, #1
 8001960:	d0d6      	beq.n	8001910 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8001962:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001964:	2301      	movs	r3, #1
 8001966:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800196a:	2300      	movs	r3, #0
 800196c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001970:	b002      	add	sp, #8
 8001972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001976:	b113      	cbz	r3, 800197e <HAL_SPI_Transmit+0x10a>
 8001978:	f1b8 0f01 	cmp.w	r8, #1
 800197c:	d108      	bne.n	8001990 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800197e:	782b      	ldrb	r3, [r5, #0]
 8001980:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001982:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001984:	3301      	adds	r3, #1
 8001986:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001988:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800198a:	3b01      	subs	r3, #1
 800198c:	b29b      	uxth	r3, r3
 800198e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001990:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001992:	b29b      	uxth	r3, r3
 8001994:	2b00      	cmp	r3, #0
 8001996:	d0be      	beq.n	8001916 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	0792      	lsls	r2, r2, #30
 800199e:	d503      	bpl.n	80019a8 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019a0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80019a2:	7812      	ldrb	r2, [r2, #0]
 80019a4:	731a      	strb	r2, [r3, #12]
 80019a6:	e7ec      	b.n	8001982 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019a8:	f7ff f8b0 	bl	8000b0c <HAL_GetTick>
 80019ac:	1bc0      	subs	r0, r0, r7
 80019ae:	42b0      	cmp	r0, r6
 80019b0:	d3ee      	bcc.n	8001990 <HAL_SPI_Transmit+0x11c>
 80019b2:	1c73      	adds	r3, r6, #1
 80019b4:	d0ec      	beq.n	8001990 <HAL_SPI_Transmit+0x11c>
 80019b6:	e7d4      	b.n	8001962 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80019b8:	2320      	movs	r3, #32
 80019ba:	6563      	str	r3, [r4, #84]	; 0x54
 80019bc:	e7b2      	b.n	8001924 <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 80019be:	2002      	movs	r0, #2
 80019c0:	e7d0      	b.n	8001964 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 80019c2:	2002      	movs	r0, #2
 80019c4:	e7d4      	b.n	8001970 <HAL_SPI_Transmit+0xfc>

080019c6 <HAL_SPI_TransmitReceive>:
{
 80019c6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80019ca:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80019cc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80019d0:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80019d2:	2b01      	cmp	r3, #1
{
 80019d4:	460d      	mov	r5, r1
 80019d6:	4691      	mov	r9, r2
 80019d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80019da:	f000 80e2 	beq.w	8001ba2 <HAL_SPI_TransmitReceive+0x1dc>
 80019de:	2301      	movs	r3, #1
 80019e0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80019e4:	f7ff f892 	bl	8000b0c <HAL_GetTick>
  tmp_state           = hspi->State;
 80019e8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80019ec:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80019ee:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80019f0:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80019f2:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80019f4:	d00a      	beq.n	8001a0c <HAL_SPI_TransmitReceive+0x46>
 80019f6:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80019fa:	f040 80d0 	bne.w	8001b9e <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80019fe:	68a0      	ldr	r0, [r4, #8]
 8001a00:	2800      	cmp	r0, #0
 8001a02:	f040 80cc 	bne.w	8001b9e <HAL_SPI_TransmitReceive+0x1d8>
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	f040 80c9 	bne.w	8001b9e <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001a0c:	2d00      	cmp	r5, #0
 8001a0e:	f000 80c4 	beq.w	8001b9a <HAL_SPI_TransmitReceive+0x1d4>
 8001a12:	f1b9 0f00 	cmp.w	r9, #0
 8001a16:	f000 80c0 	beq.w	8001b9a <HAL_SPI_TransmitReceive+0x1d4>
 8001a1a:	2e00      	cmp	r6, #0
 8001a1c:	f000 80bd 	beq.w	8001b9a <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001a20:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001a24:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001a28:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001a2a:	bf1c      	itt	ne
 8001a2c:	2305      	movne	r3, #5
 8001a2e:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8001a36:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a3a:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001a3c:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001a3e:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a40:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001a42:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a44:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001a46:	bf58      	it	pl
 8001a48:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001a4a:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001a4c:	bf58      	it	pl
 8001a4e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001a52:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001a54:	bf58      	it	pl
 8001a56:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a58:	68e2      	ldr	r2, [r4, #12]
 8001a5a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001a5e:	d158      	bne.n	8001b12 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a60:	b109      	cbz	r1, 8001a66 <HAL_SPI_TransmitReceive+0xa0>
 8001a62:	2e01      	cmp	r6, #1
 8001a64:	d107      	bne.n	8001a76 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a66:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001a6a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001a6c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a6e:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001a70:	3b01      	subs	r3, #1
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001a76:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a78:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b9ab      	cbnz	r3, 8001aaa <HAL_SPI_TransmitReceive+0xe4>
 8001a7e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	b993      	cbnz	r3, 8001aaa <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a84:	4642      	mov	r2, r8
 8001a86:	4639      	mov	r1, r7
 8001a88:	4620      	mov	r0, r4
 8001a8a:	f7ff feaa 	bl	80017e2 <SPI_EndRxTxTransaction>
 8001a8e:	2800      	cmp	r0, #0
 8001a90:	f040 8081 	bne.w	8001b96 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a94:	68a3      	ldr	r3, [r4, #8]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d132      	bne.n	8001b00 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a9a:	6823      	ldr	r3, [r4, #0]
 8001a9c:	9001      	str	r0, [sp, #4]
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	9201      	str	r2, [sp, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	9b01      	ldr	r3, [sp, #4]
 8001aa8:	e02a      	b.n	8001b00 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001aaa:	6822      	ldr	r2, [r4, #0]
 8001aac:	6893      	ldr	r3, [r2, #8]
 8001aae:	0799      	lsls	r1, r3, #30
 8001ab0:	d50d      	bpl.n	8001ace <HAL_SPI_TransmitReceive+0x108>
 8001ab2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	b153      	cbz	r3, 8001ace <HAL_SPI_TransmitReceive+0x108>
 8001ab8:	b14d      	cbz	r5, 8001ace <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8001aba:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001abc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001abe:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001ac2:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ac4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001ac6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ace:	6893      	ldr	r3, [r2, #8]
 8001ad0:	07db      	lsls	r3, r3, #31
 8001ad2:	d50c      	bpl.n	8001aee <HAL_SPI_TransmitReceive+0x128>
 8001ad4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	b14b      	cbz	r3, 8001aee <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8001ada:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001adc:	68d2      	ldr	r2, [r2, #12]
 8001ade:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ae0:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ae4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001ae6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001aee:	f7ff f80d 	bl	8000b0c <HAL_GetTick>
 8001af2:	eba0 0008 	sub.w	r0, r0, r8
 8001af6:	4287      	cmp	r7, r0
 8001af8:	d8be      	bhi.n	8001a78 <HAL_SPI_TransmitReceive+0xb2>
 8001afa:	1c7e      	adds	r6, r7, #1
 8001afc:	d0bc      	beq.n	8001a78 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001afe:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001b00:	2301      	movs	r3, #1
 8001b02:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001b06:	2300      	movs	r3, #0
 8001b08:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001b0c:	b003      	add	sp, #12
 8001b0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b12:	b109      	cbz	r1, 8001b18 <HAL_SPI_TransmitReceive+0x152>
 8001b14:	2e01      	cmp	r6, #1
 8001b16:	d108      	bne.n	8001b2a <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001b18:	782a      	ldrb	r2, [r5, #0]
 8001b1a:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b1e:	3301      	adds	r3, #1
 8001b20:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001b22:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b24:	3b01      	subs	r3, #1
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001b2a:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b2c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	b91b      	cbnz	r3, 8001b3a <HAL_SPI_TransmitReceive+0x174>
 8001b32:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0a4      	beq.n	8001a84 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001b3a:	6822      	ldr	r2, [r4, #0]
 8001b3c:	6893      	ldr	r3, [r2, #8]
 8001b3e:	0798      	lsls	r0, r3, #30
 8001b40:	d50e      	bpl.n	8001b60 <HAL_SPI_TransmitReceive+0x19a>
 8001b42:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	b15b      	cbz	r3, 8001b60 <HAL_SPI_TransmitReceive+0x19a>
 8001b48:	b155      	cbz	r5, 8001b60 <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001b4a:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001b4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001b52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b54:	3301      	adds	r3, #1
 8001b56:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001b58:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001b60:	6822      	ldr	r2, [r4, #0]
 8001b62:	6893      	ldr	r3, [r2, #8]
 8001b64:	07d9      	lsls	r1, r3, #31
 8001b66:	d50d      	bpl.n	8001b84 <HAL_SPI_TransmitReceive+0x1be>
 8001b68:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b153      	cbz	r3, 8001b84 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8001b6e:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001b70:	68d2      	ldr	r2, [r2, #12]
 8001b72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001b76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b78:	3301      	adds	r3, #1
 8001b7a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001b7c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001b84:	f7fe ffc2 	bl	8000b0c <HAL_GetTick>
 8001b88:	eba0 0008 	sub.w	r0, r0, r8
 8001b8c:	4287      	cmp	r7, r0
 8001b8e:	d8cd      	bhi.n	8001b2c <HAL_SPI_TransmitReceive+0x166>
 8001b90:	1c7b      	adds	r3, r7, #1
 8001b92:	d0cb      	beq.n	8001b2c <HAL_SPI_TransmitReceive+0x166>
 8001b94:	e7b3      	b.n	8001afe <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b96:	2320      	movs	r3, #32
 8001b98:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	e7b0      	b.n	8001b00 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001b9e:	2002      	movs	r0, #2
 8001ba0:	e7ae      	b.n	8001b00 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	e7b2      	b.n	8001b0c <HAL_SPI_TransmitReceive+0x146>

08001ba6 <HAL_SPI_GetState>:
  return hspi->State;
 8001ba6:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8001baa:	4770      	bx	lr

08001bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bac:	b538      	push	{r3, r4, r5, lr}
 8001bae:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bb0:	6803      	ldr	r3, [r0, #0]
 8001bb2:	68c1      	ldr	r1, [r0, #12]
 8001bb4:	691a      	ldr	r2, [r3, #16]
 8001bb6:	2419      	movs	r4, #25
 8001bb8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bc0:	6882      	ldr	r2, [r0, #8]
 8001bc2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001bc4:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bc6:	4302      	orrs	r2, r0
 8001bc8:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001bca:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001bce:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bd2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bd8:	695a      	ldr	r2, [r3, #20]
 8001bda:	69a9      	ldr	r1, [r5, #24]
 8001bdc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001be0:	430a      	orrs	r2, r1
 8001be2:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <UART_SetConfig+0x70>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d114      	bne.n	8001c14 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001bea:	f7ff fd37 	bl	800165c <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bee:	4360      	muls	r0, r4
 8001bf0:	686c      	ldr	r4, [r5, #4]
 8001bf2:	2264      	movs	r2, #100	; 0x64
 8001bf4:	00a4      	lsls	r4, r4, #2
 8001bf6:	fbb0 f0f4 	udiv	r0, r0, r4
 8001bfa:	fbb0 f1f2 	udiv	r1, r0, r2
 8001bfe:	fb02 0311 	mls	r3, r2, r1, r0
 8001c02:	011b      	lsls	r3, r3, #4
 8001c04:	3332      	adds	r3, #50	; 0x32
 8001c06:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c0a:	682c      	ldr	r4, [r5, #0]
 8001c0c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8001c10:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8001c12:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c14:	f7ff fd12 	bl	800163c <HAL_RCC_GetPCLK1Freq>
 8001c18:	e7e9      	b.n	8001bee <UART_SetConfig+0x42>
 8001c1a:	bf00      	nop
 8001c1c:	40013800 	.word	0x40013800

08001c20 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c22:	4604      	mov	r4, r0
 8001c24:	460e      	mov	r6, r1
 8001c26:	4617      	mov	r7, r2
 8001c28:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c2a:	6821      	ldr	r1, [r4, #0]
 8001c2c:	680b      	ldr	r3, [r1, #0]
 8001c2e:	ea36 0303 	bics.w	r3, r6, r3
 8001c32:	d101      	bne.n	8001c38 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001c34:	2000      	movs	r0, #0
 8001c36:	e014      	b.n	8001c62 <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8001c38:	1c6b      	adds	r3, r5, #1
 8001c3a:	d0f7      	beq.n	8001c2c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c3c:	b995      	cbnz	r5, 8001c64 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c3e:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001c40:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001c48:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c4a:	695a      	ldr	r2, [r3, #20]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001c52:	2320      	movs	r3, #32
 8001c54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001c58:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8001c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c64:	f7fe ff52 	bl	8000b0c <HAL_GetTick>
 8001c68:	1bc0      	subs	r0, r0, r7
 8001c6a:	4285      	cmp	r5, r0
 8001c6c:	d2dd      	bcs.n	8001c2a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001c6e:	e7e6      	b.n	8001c3e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001c70 <HAL_UART_Init>:
{
 8001c70:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001c72:	4604      	mov	r4, r0
 8001c74:	b340      	cbz	r0, 8001cc8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001c76:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c7e:	b91b      	cbnz	r3, 8001c88 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001c80:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001c84:	f000 fdd8 	bl	8002838 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001c88:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001c8a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001c8c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001c90:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c92:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001c94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c98:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c9a:	f7ff ff87 	bl	8001bac <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c9e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ca0:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ca2:	691a      	ldr	r2, [r3, #16]
 8001ca4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ca8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001caa:	695a      	ldr	r2, [r3, #20]
 8001cac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cb0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cb8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001cba:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cbc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001cbe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001cc2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001cc6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cc8:	2001      	movs	r0, #1
 8001cca:	e7fc      	b.n	8001cc6 <HAL_UART_Init+0x56>

08001ccc <HAL_UART_Transmit>:
{
 8001ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cd0:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001cd2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001cd6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8001cd8:	2b20      	cmp	r3, #32
{
 8001cda:	460d      	mov	r5, r1
 8001cdc:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001cde:	d14c      	bne.n	8001d7a <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 8001ce0:	2900      	cmp	r1, #0
 8001ce2:	d048      	beq.n	8001d76 <HAL_UART_Transmit+0xaa>
 8001ce4:	2a00      	cmp	r2, #0
 8001ce6:	d046      	beq.n	8001d76 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8001ce8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d044      	beq.n	8001d7a <HAL_UART_Transmit+0xae>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cfa:	2321      	movs	r3, #33	; 0x21
 8001cfc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001d00:	f7fe ff04 	bl	8000b0c <HAL_GetTick>
 8001d04:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001d06:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d0a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d0e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	b963      	cbnz	r3, 8001d2e <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d14:	463b      	mov	r3, r7
 8001d16:	4632      	mov	r2, r6
 8001d18:	2140      	movs	r1, #64	; 0x40
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	f7ff ff80 	bl	8001c20 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d20:	b9a0      	cbnz	r0, 8001d4c <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8001d22:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001d24:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001d28:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001d2c:	e00f      	b.n	8001d4e <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8001d2e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d30:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001d32:	3b01      	subs	r3, #1
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d38:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d3a:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d40:	4620      	mov	r0, r4
 8001d42:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d44:	d10e      	bne.n	8001d64 <HAL_UART_Transmit+0x98>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d46:	f7ff ff6b 	bl	8001c20 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d4a:	b110      	cbz	r0, 8001d52 <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 8001d4c:	2003      	movs	r0, #3
}
 8001d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001d52:	882b      	ldrh	r3, [r5, #0]
 8001d54:	6822      	ldr	r2, [r4, #0]
 8001d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d5a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001d5c:	6923      	ldr	r3, [r4, #16]
 8001d5e:	b943      	cbnz	r3, 8001d72 <HAL_UART_Transmit+0xa6>
          pData += 2U;
 8001d60:	3502      	adds	r5, #2
 8001d62:	e7d4      	b.n	8001d0e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d64:	f7ff ff5c 	bl	8001c20 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d1ef      	bne.n	8001d4c <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001d6c:	6823      	ldr	r3, [r4, #0]
 8001d6e:	782a      	ldrb	r2, [r5, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	3501      	adds	r5, #1
 8001d74:	e7cb      	b.n	8001d0e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001d76:	2001      	movs	r0, #1
 8001d78:	e7e9      	b.n	8001d4e <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8001d7a:	2002      	movs	r0, #2
 8001d7c:	e7e7      	b.n	8001d4e <HAL_UART_Transmit+0x82>

08001d7e <SX1278_hw_SetNSS>:
	SX1278_hw_SetNSS(hw, 1);
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
}

__attribute__((weak)) void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8001d7e:	1e4b      	subs	r3, r1, #1
 8001d80:	425a      	negs	r2, r3
 8001d82:	8a01      	ldrh	r1, [r0, #16]
 8001d84:	415a      	adcs	r2, r3
 8001d86:	6940      	ldr	r0, [r0, #20]
 8001d88:	f7ff b93a 	b.w	8001000 <HAL_GPIO_WritePin>

08001d8c <SX1278_hw_init>:
__attribute__((weak)) void SX1278_hw_init(SX1278_hw_t * hw) {
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	4604      	mov	r4, r0
	SX1278_hw_SetNSS(hw, 1);
 8001d90:	2101      	movs	r1, #1
 8001d92:	f7ff fff4 	bl	8001d7e <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001d96:	8821      	ldrh	r1, [r4, #0]
 8001d98:	6860      	ldr	r0, [r4, #4]
 8001d9a:	2201      	movs	r2, #1
}
 8001d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001da0:	f7ff b92e 	b.w	8001000 <HAL_GPIO_WritePin>

08001da4 <SX1278_hw_SPICommand>:
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);

	SX1278_hw_DelayMs(100);
}

__attribute__((weak)) void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 8001da4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001da6:	4605      	mov	r5, r0
 8001da8:	ac02      	add	r4, sp, #8
 8001daa:	f804 1d01 	strb.w	r1, [r4, #-1]!
	SX1278_hw_SetNSS(hw, 0);
 8001dae:	2100      	movs	r1, #0
 8001db0:	f7ff ffe5 	bl	8001d7e <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001db4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001db8:	2201      	movs	r2, #1
 8001dba:	4621      	mov	r1, r4
 8001dbc:	69a8      	ldr	r0, [r5, #24]
 8001dbe:	f7ff fd59 	bl	8001874 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001dc2:	69a8      	ldr	r0, [r5, #24]
 8001dc4:	f7ff feef 	bl	8001ba6 <HAL_SPI_GetState>
 8001dc8:	2801      	cmp	r0, #1
 8001dca:	d1fa      	bne.n	8001dc2 <SX1278_hw_SPICommand+0x1e>
		;
}
 8001dcc:	b003      	add	sp, #12
 8001dce:	bd30      	pop	{r4, r5, pc}

08001dd0 <SX1278_SPIBurstWrite.part.1>:
		}
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
 8001dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dd2:	460d      	mov	r5, r1
 8001dd4:	4606      	mov	r6, r0
 8001dd6:	461f      	mov	r7, r3
		uint8_t length) {
	unsigned char i;
	if (length <= 1) {
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8001dd8:	2100      	movs	r1, #0
 8001dda:	6800      	ldr	r0, [r0, #0]
void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
 8001ddc:	4614      	mov	r4, r2
		SX1278_hw_SetNSS(module->hw, 0);
 8001dde:	f7ff ffce 	bl	8001d7e <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001de2:	f045 0180 	orr.w	r1, r5, #128	; 0x80
 8001de6:	6830      	ldr	r0, [r6, #0]
 8001de8:	f7ff ffdc 	bl	8001da4 <SX1278_hw_SPICommand>
 8001dec:	3f01      	subs	r7, #1
 8001dee:	1e65      	subs	r5, r4, #1
 8001df0:	443c      	add	r4, r7
		for (i = 0; i < length; i++) {
 8001df2:	42a5      	cmp	r5, r4
 8001df4:	6830      	ldr	r0, [r6, #0]
 8001df6:	d103      	bne.n	8001e00 <SX1278_SPIBurstWrite.part.1+0x30>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8001df8:	2101      	movs	r1, #1
 8001dfa:	f7ff ffc0 	bl	8001d7e <SX1278_hw_SetNSS>
	}
}
 8001dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8001e00:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001e04:	f7ff ffce 	bl	8001da4 <SX1278_hw_SPICommand>
 8001e08:	e7f3      	b.n	8001df2 <SX1278_SPIBurstWrite.part.1+0x22>

08001e0a <SX1278_hw_SPIReadByte>:
	uint8_t txByte = 0x00;
 8001e0a:	2100      	movs	r1, #0
__attribute__((weak)) uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8001e0c:	b530      	push	{r4, r5, lr}
 8001e0e:	b085      	sub	sp, #20
	uint8_t rxByte = 0x00;
 8001e10:	ac04      	add	r4, sp, #16
 8001e12:	f804 1d01 	strb.w	r1, [r4, #-1]!
__attribute__((weak)) uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8001e16:	4605      	mov	r5, r0
	uint8_t txByte = 0x00;
 8001e18:	f88d 100e 	strb.w	r1, [sp, #14]
	SX1278_hw_SetNSS(hw, 0);
 8001e1c:	f7ff ffaf 	bl	8001d7e <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e24:	4622      	mov	r2, r4
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	f10d 010e 	add.w	r1, sp, #14
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	69a8      	ldr	r0, [r5, #24]
 8001e30:	f7ff fdc9 	bl	80019c6 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001e34:	69a8      	ldr	r0, [r5, #24]
 8001e36:	f7ff feb6 	bl	8001ba6 <HAL_SPI_GetState>
 8001e3a:	2801      	cmp	r0, #1
 8001e3c:	d1fa      	bne.n	8001e34 <SX1278_hw_SPIReadByte+0x2a>
}
 8001e3e:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8001e42:	b005      	add	sp, #20
 8001e44:	bd30      	pop	{r4, r5, pc}

08001e46 <SX1278_hw_DelayMs>:
	HAL_Delay(msec);
 8001e46:	f7fe be67 	b.w	8000b18 <HAL_Delay>

08001e4a <SX1278_hw_Reset>:
__attribute__((weak)) void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8001e4a:	b510      	push	{r4, lr}
 8001e4c:	4604      	mov	r4, r0
	SX1278_hw_SetNSS(hw, 1);
 8001e4e:	2101      	movs	r1, #1
 8001e50:	f7ff ff95 	bl	8001d7e <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8001e54:	8821      	ldrh	r1, [r4, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	6860      	ldr	r0, [r4, #4]
 8001e5a:	f7ff f8d1 	bl	8001000 <HAL_GPIO_WritePin>
	SX1278_hw_DelayMs(1);
 8001e5e:	2001      	movs	r0, #1
 8001e60:	f7ff fff1 	bl	8001e46 <SX1278_hw_DelayMs>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001e64:	6860      	ldr	r0, [r4, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	8821      	ldrh	r1, [r4, #0]
 8001e6a:	f7ff f8c9 	bl	8001000 <HAL_GPIO_WritePin>
	SX1278_hw_DelayMs(100);
 8001e6e:	2064      	movs	r0, #100	; 0x64
 8001e70:	f7ff ffe9 	bl	8001e46 <SX1278_hw_DelayMs>
}
 8001e74:	bd10      	pop	{r4, pc}

08001e76 <SX1278_hw_GetDIO0>:
__weak int SX1278_hw_GetDIO0(SX1278_hw_t * hw) {
 8001e76:	b508      	push	{r3, lr}
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8001e78:	8901      	ldrh	r1, [r0, #8]
 8001e7a:	68c0      	ldr	r0, [r0, #12]
 8001e7c:	f7ff f8ba 	bl	8000ff4 <HAL_GPIO_ReadPin>
}
 8001e80:	1e43      	subs	r3, r0, #1
 8001e82:	4258      	negs	r0, r3
 8001e84:	4158      	adcs	r0, r3
 8001e86:	bd08      	pop	{r3, pc}

08001e88 <SX1278_SPIRead>:
uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 8001e88:	b538      	push	{r3, r4, r5, lr}
 8001e8a:	4604      	mov	r4, r0
	SX1278_hw_SPICommand(module->hw, addr);
 8001e8c:	6800      	ldr	r0, [r0, #0]
 8001e8e:	f7ff ff89 	bl	8001da4 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8001e92:	6820      	ldr	r0, [r4, #0]
 8001e94:	f7ff ffb9 	bl	8001e0a <SX1278_hw_SPIReadByte>
 8001e98:	4605      	mov	r5, r0
	SX1278_hw_SetNSS(module->hw, 1);
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	6820      	ldr	r0, [r4, #0]
 8001e9e:	f7ff ff6e 	bl	8001d7e <SX1278_hw_SetNSS>
}
 8001ea2:	4628      	mov	r0, r5
 8001ea4:	bd38      	pop	{r3, r4, r5, pc}

08001ea6 <SX1278_SPIWrite>:
void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 8001ea6:	b570      	push	{r4, r5, r6, lr}
 8001ea8:	4604      	mov	r4, r0
 8001eaa:	460e      	mov	r6, r1
 8001eac:	4615      	mov	r5, r2
	SX1278_hw_SetNSS(module->hw, 0);
 8001eae:	2100      	movs	r1, #0
 8001eb0:	6800      	ldr	r0, [r0, #0]
 8001eb2:	f7ff ff64 	bl	8001d7e <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001eb6:	f046 0180 	orr.w	r1, r6, #128	; 0x80
 8001eba:	6820      	ldr	r0, [r4, #0]
 8001ebc:	f7ff ff72 	bl	8001da4 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	6820      	ldr	r0, [r4, #0]
 8001ec4:	f7ff ff6e 	bl	8001da4 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8001ec8:	2101      	movs	r1, #1
 8001eca:	6820      	ldr	r0, [r4, #0]
 8001ecc:	f7ff ff57 	bl	8001d7e <SX1278_hw_SetNSS>
}
 8001ed0:	bd70      	pop	{r4, r5, r6, pc}

08001ed2 <SX1278_SPIBurstRead>:
	if (length <= 1) {
 8001ed2:	2b01      	cmp	r3, #1
		uint8_t length) {
 8001ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ed6:	4605      	mov	r5, r0
 8001ed8:	460f      	mov	r7, r1
 8001eda:	4616      	mov	r6, r2
 8001edc:	461c      	mov	r4, r3
	if (length <= 1) {
 8001ede:	d916      	bls.n	8001f0e <SX1278_SPIBurstRead+0x3c>
		SX1278_hw_SetNSS(module->hw, 0);
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	6800      	ldr	r0, [r0, #0]
 8001ee4:	f7ff ff4b 	bl	8001d7e <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8001ee8:	4639      	mov	r1, r7
 8001eea:	6828      	ldr	r0, [r5, #0]
 8001eec:	f7ff ff5a 	bl	8001da4 <SX1278_hw_SPICommand>
 8001ef0:	3c01      	subs	r4, #1
 8001ef2:	b2e4      	uxtb	r4, r4
 8001ef4:	1e77      	subs	r7, r6, #1
 8001ef6:	4434      	add	r4, r6
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8001ef8:	6828      	ldr	r0, [r5, #0]
 8001efa:	f7ff ff86 	bl	8001e0a <SX1278_hw_SPIReadByte>
 8001efe:	f807 0f01 	strb.w	r0, [r7, #1]!
		for (i = 0; i < length; i++) {
 8001f02:	42a7      	cmp	r7, r4
 8001f04:	d1f8      	bne.n	8001ef8 <SX1278_SPIBurstRead+0x26>
		SX1278_hw_SetNSS(module->hw, 1);
 8001f06:	2101      	movs	r1, #1
 8001f08:	6828      	ldr	r0, [r5, #0]
 8001f0a:	f7ff ff38 	bl	8001d7e <SX1278_hw_SetNSS>
}
 8001f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001f10 <SX1278_SPIBurstWrite>:
	if (length <= 1) {
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d901      	bls.n	8001f18 <SX1278_SPIBurstWrite+0x8>
 8001f14:	f7ff bf5c 	b.w	8001dd0 <SX1278_SPIBurstWrite.part.1>
}
 8001f18:	4770      	bx	lr

08001f1a <SX1278_standby>:
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
	module->readBytes = 0;
	SX1278_standby(module); //Entry standby mode
}

void SX1278_standby(SX1278_t * module) {
 8001f1a:	b510      	push	{r4, lr}
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8001f1c:	2209      	movs	r2, #9
 8001f1e:	2101      	movs	r1, #1
void SX1278_standby(SX1278_t * module) {
 8001f20:	4604      	mov	r4, r0
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8001f22:	f7ff ffc0 	bl	8001ea6 <SX1278_SPIWrite>
	module->status = STANDBY;
 8001f26:	2301      	movs	r3, #1
 8001f28:	7263      	strb	r3, [r4, #9]
}
 8001f2a:	bd10      	pop	{r4, pc}

08001f2c <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 8001f2c:	b510      	push	{r4, lr}
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8001f2e:	2208      	movs	r2, #8
 8001f30:	2101      	movs	r1, #1
void SX1278_sleep(SX1278_t * module) {
 8001f32:	4604      	mov	r4, r0
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8001f34:	f7ff ffb7 	bl	8001ea6 <SX1278_SPIWrite>
	module->status = SLEEP;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	7263      	strb	r3, [r4, #9]
}
 8001f3c:	bd10      	pop	{r4, pc}

08001f3e <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001f3e:	2288      	movs	r2, #136	; 0x88
 8001f40:	2101      	movs	r1, #1
 8001f42:	f7ff bfb0 	b.w	8001ea6 <SX1278_SPIWrite>
	...

08001f48 <SX1278_config>:
		uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 8001f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f4c:	4604      	mov	r4, r0
 8001f4e:	460d      	mov	r5, r1
 8001f50:	4690      	mov	r8, r2
 8001f52:	461f      	mov	r7, r3
 8001f54:	f89d 6018 	ldrb.w	r6, [sp, #24]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8001f58:	f7ff ffe8 	bl	8001f2c <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8001f5c:	200f      	movs	r0, #15
 8001f5e:	f7ff ff72 	bl	8001e46 <SX1278_hw_DelayMs>
	SX1278_entryLoRa(module);
 8001f62:	4620      	mov	r0, r4
 8001f64:	f7ff ffeb 	bl	8001f3e <SX1278_entryLoRa>
 8001f68:	4a33      	ldr	r2, [pc, #204]	; (8002038 <SX1278_config+0xf0>)
			(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 8001f6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001f6e:	442a      	add	r2, r5
 8001f70:	2303      	movs	r3, #3
 8001f72:	2106      	movs	r1, #6
 8001f74:	4620      	mov	r0, r4
 8001f76:	f7ff ff2b 	bl	8001dd0 <SX1278_SPIBurstWrite.part.1>
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[power]); //Setting output power parameter
 8001f7a:	4b30      	ldr	r3, [pc, #192]	; (800203c <SX1278_config+0xf4>)
 8001f7c:	2109      	movs	r1, #9
 8001f7e:	f813 2008 	ldrb.w	r2, [r3, r8]
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff ff8f 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8001f88:	220b      	movs	r2, #11
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	f7ff ff8a 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8001f92:	2223      	movs	r2, #35	; 0x23
 8001f94:	210c      	movs	r1, #12
 8001f96:	4620      	mov	r0, r4
 8001f98:	f7ff ff85 	bl	8001ea6 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8001f9c:	4b28      	ldr	r3, [pc, #160]	; (8002040 <SX1278_config+0xf8>)
 8001f9e:	5ddd      	ldrb	r5, [r3, r7]
 8001fa0:	4b28      	ldr	r3, [pc, #160]	; (8002044 <SX1278_config+0xfc>)
 8001fa2:	2d06      	cmp	r5, #6
 8001fa4:	5d9a      	ldrb	r2, [r3, r6]
 8001fa6:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	d137      	bne.n	800201e <SX1278_config+0xd6>
		SX1278_SPIWrite(module,
 8001fae:	3203      	adds	r2, #3
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	211d      	movs	r1, #29
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f7ff ff76 	bl	8001ea6 <SX1278_SPIWrite>
		SX1278_SPIWrite(module,
 8001fba:	2267      	movs	r2, #103	; 0x67
 8001fbc:	211e      	movs	r1, #30
 8001fbe:	4620      	mov	r0, r4
 8001fc0:	f7ff ff71 	bl	8001ea6 <SX1278_SPIWrite>
		tmp = SX1278_SPIRead(module, 0x31);
 8001fc4:	2131      	movs	r1, #49	; 0x31
 8001fc6:	4620      	mov	r0, r4
 8001fc8:	f7ff ff5e 	bl	8001e88 <SX1278_SPIRead>
		tmp &= 0xF8;
 8001fcc:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
		SX1278_SPIWrite(module, 0x31, tmp);
 8001fd0:	f042 0205 	orr.w	r2, r2, #5
 8001fd4:	2131      	movs	r1, #49	; 0x31
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f7ff ff65 	bl	8001ea6 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8001fdc:	220c      	movs	r2, #12
 8001fde:	2137      	movs	r1, #55	; 0x37
		SX1278_SPIWrite(module,
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	f7ff ff60 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	22ff      	movs	r2, #255	; 0xff
 8001fea:	211f      	movs	r1, #31
 8001fec:	f7ff ff5b 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2120      	movs	r1, #32
 8001ff6:	f7ff ff56 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	220c      	movs	r2, #12
 8001ffe:	2121      	movs	r1, #33	; 0x21
 8002000:	f7ff ff51 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8002004:	4620      	mov	r0, r4
 8002006:	2201      	movs	r2, #1
 8002008:	2141      	movs	r1, #65	; 0x41
 800200a:	f7ff ff4c 	bl	8001ea6 <SX1278_SPIWrite>
	module->readBytes = 0;
 800200e:	2300      	movs	r3, #0
	SX1278_standby(module); //Entry standby mode
 8002010:	4620      	mov	r0, r4
	module->readBytes = 0;
 8002012:	f884 310a 	strb.w	r3, [r4, #266]	; 0x10a
}
 8002016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	SX1278_standby(module); //Entry standby mode
 800201a:	f7ff bf7e 	b.w	8001f1a <SX1278_standby>
		SX1278_SPIWrite(module,
 800201e:	3202      	adds	r2, #2
 8002020:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002024:	211d      	movs	r1, #29
 8002026:	4620      	mov	r0, r4
 8002028:	f7ff ff3d 	bl	8001ea6 <SX1278_SPIWrite>
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 800202c:	012a      	lsls	r2, r5, #4
		SX1278_SPIWrite(module,
 800202e:	3207      	adds	r2, #7
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	211e      	movs	r1, #30
 8002034:	e7d4      	b.n	8001fe0 <SX1278_config+0x98>
 8002036:	bf00      	nop
 8002038:	080054d0 	.word	0x080054d0
 800203c:	080054dd 	.word	0x080054dd
 8002040:	080054e1 	.word	0x080054e1
 8002044:	080054d3 	.word	0x080054d3

08002048 <SX1278_defaultConfig>:
void SX1278_defaultConfig(SX1278_t * module) {
 8002048:	b513      	push	{r0, r1, r4, lr}
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 800204a:	79c4      	ldrb	r4, [r0, #7]
 800204c:	7983      	ldrb	r3, [r0, #6]
 800204e:	7942      	ldrb	r2, [r0, #5]
 8002050:	7901      	ldrb	r1, [r0, #4]
 8002052:	9400      	str	r4, [sp, #0]
 8002054:	f7ff ff78 	bl	8001f48 <SX1278_config>
}
 8002058:	b002      	add	sp, #8
 800205a:	bd10      	pop	{r4, pc}

0800205c <SX1278_clearLoRaIrq>:
}

void SX1278_clearLoRaIrq(SX1278_t * module) {
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800205c:	22ff      	movs	r2, #255	; 0xff
 800205e:	2112      	movs	r1, #18
 8002060:	f7ff bf21 	b.w	8001ea6 <SX1278_SPIWrite>

08002064 <SX1278_LoRaEntryRx>:
}

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	4604      	mov	r4, r0
 8002068:	460e      	mov	r6, r1
	uint8_t addr;

	module->packetLength = length;
 800206a:	7221      	strb	r1, [r4, #8]
int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 800206c:	4615      	mov	r5, r2

	SX1278_defaultConfig(module);		//Setting base parameter
 800206e:	f7ff ffeb 	bl	8002048 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8002072:	2284      	movs	r2, #132	; 0x84
 8002074:	214d      	movs	r1, #77	; 0x4d
 8002076:	4620      	mov	r0, r4
 8002078:	f7ff ff15 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 800207c:	22ff      	movs	r2, #255	; 0xff
 800207e:	2124      	movs	r1, #36	; 0x24
 8002080:	4620      	mov	r0, r4
 8002082:	f7ff ff10 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8002086:	2201      	movs	r2, #1
 8002088:	2140      	movs	r1, #64	; 0x40
 800208a:	4620      	mov	r0, r4
 800208c:	f7ff ff0b 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8002090:	223f      	movs	r2, #63	; 0x3f
 8002092:	2111      	movs	r1, #17
 8002094:	4620      	mov	r0, r4
 8002096:	f7ff ff06 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800209a:	4620      	mov	r0, r4
 800209c:	f7ff ffde 	bl	800205c <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 80020a0:	4632      	mov	r2, r6
 80020a2:	2122      	movs	r1, #34	; 0x22
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff fefe 	bl	8001ea6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 80020aa:	210f      	movs	r1, #15
 80020ac:	4620      	mov	r0, r4
 80020ae:	f7ff feeb 	bl	8001e88 <SX1278_SPIRead>
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 80020b2:	210d      	movs	r1, #13
 80020b4:	4602      	mov	r2, r0
 80020b6:	4620      	mov	r0, r4
 80020b8:	f7ff fef5 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80020bc:	228d      	movs	r2, #141	; 0x8d
 80020be:	2101      	movs	r1, #1
 80020c0:	4620      	mov	r0, r4
 80020c2:	f7ff fef0 	bl	8001ea6 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f884 310a 	strb.w	r3, [r4, #266]	; 0x10a

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80020cc:	2118      	movs	r1, #24
 80020ce:	4620      	mov	r0, r4
 80020d0:	f7ff feda 	bl	8001e88 <SX1278_SPIRead>
 80020d4:	0743      	lsls	r3, r0, #29
 80020d6:	d503      	bpl.n	80020e0 <SX1278_LoRaEntryRx+0x7c>
			module->status = RX;
 80020d8:	2303      	movs	r3, #3
			return 1;
 80020da:	2001      	movs	r0, #1
			module->status = RX;
 80020dc:	7263      	strb	r3, [r4, #9]
			SX1278_defaultConfig(module);
			return 0;
		}
		SX1278_hw_DelayMs(1);
	}
}
 80020de:	bd70      	pop	{r4, r5, r6, pc}
		if (--timeout == 0) {
 80020e0:	3d01      	subs	r5, #1
 80020e2:	d107      	bne.n	80020f4 <SX1278_LoRaEntryRx+0x90>
			SX1278_hw_Reset(module->hw);
 80020e4:	6820      	ldr	r0, [r4, #0]
 80020e6:	f7ff feb0 	bl	8001e4a <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 80020ea:	4620      	mov	r0, r4
 80020ec:	f7ff ffac 	bl	8002048 <SX1278_defaultConfig>
			return 0;
 80020f0:	4628      	mov	r0, r5
 80020f2:	e7f4      	b.n	80020de <SX1278_LoRaEntryRx+0x7a>
		SX1278_hw_DelayMs(1);
 80020f4:	2001      	movs	r0, #1
 80020f6:	f7ff fea6 	bl	8001e46 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80020fa:	e7e7      	b.n	80020cc <SX1278_LoRaEntryRx+0x68>

080020fc <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t * module) {
 80020fc:	b570      	push	{r4, r5, r6, lr}
 80020fe:	4604      	mov	r4, r0
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8002100:	6800      	ldr	r0, [r0, #0]
 8002102:	f7ff feb8 	bl	8001e76 <SX1278_hw_GetDIO0>
 8002106:	b1f0      	cbz	r0, 8002146 <SX1278_LoRaRxPacket+0x4a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8002108:	f104 060a 	add.w	r6, r4, #10
 800210c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002110:	2100      	movs	r1, #0
 8002112:	4630      	mov	r0, r6
 8002114:	f000 fc89 	bl	8002a2a <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8002118:	2110      	movs	r1, #16
 800211a:	4620      	mov	r0, r4
 800211c:	f7ff feb4 	bl	8001e88 <SX1278_SPIRead>
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8002120:	210d      	movs	r1, #13
 8002122:	4602      	mov	r2, r0
 8002124:	4620      	mov	r0, r4
 8002126:	f7ff febe 	bl	8001ea6 <SX1278_SPIWrite>

		if (module->LoRa_Rate == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 800212a:	79a3      	ldrb	r3, [r4, #6]
 800212c:	b973      	cbnz	r3, 800214c <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 800212e:	7a25      	ldrb	r5, [r4, #8]
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8002130:	4620      	mov	r0, r4
 8002132:	462b      	mov	r3, r5
 8002134:	4632      	mov	r2, r6
 8002136:	2100      	movs	r1, #0
 8002138:	f7ff fecb 	bl	8001ed2 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 800213c:	f884 510a 	strb.w	r5, [r4, #266]	; 0x10a
		SX1278_clearLoRaIrq(module);
 8002140:	4620      	mov	r0, r4
 8002142:	f7ff ff8b 	bl	800205c <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
}
 8002146:	f894 010a 	ldrb.w	r0, [r4, #266]	; 0x10a
 800214a:	bd70      	pop	{r4, r5, r6, pc}
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 800214c:	2113      	movs	r1, #19
 800214e:	4620      	mov	r0, r4
 8002150:	f7ff fe9a 	bl	8001e88 <SX1278_SPIRead>
 8002154:	4605      	mov	r5, r0
 8002156:	e7eb      	b.n	8002130 <SX1278_LoRaRxPacket+0x34>

08002158 <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8002158:	b570      	push	{r4, r5, r6, lr}
 800215a:	4604      	mov	r4, r0
 800215c:	460e      	mov	r6, r1
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800215e:	7221      	strb	r1, [r4, #8]
int SX1278_LoRaEntryTx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8002160:	4615      	mov	r5, r2

	SX1278_defaultConfig(module); //setting base parameter
 8002162:	f7ff ff71 	bl	8002048 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8002166:	2287      	movs	r2, #135	; 0x87
 8002168:	214d      	movs	r1, #77	; 0x4d
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff fe9b 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8002170:	2200      	movs	r2, #0
 8002172:	2124      	movs	r1, #36	; 0x24
 8002174:	4620      	mov	r0, r4
 8002176:	f7ff fe96 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 800217a:	2241      	movs	r2, #65	; 0x41
 800217c:	2140      	movs	r1, #64	; 0x40
 800217e:	4620      	mov	r0, r4
 8002180:	f7ff fe91 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8002184:	4620      	mov	r0, r4
 8002186:	f7ff ff69 	bl	800205c <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 800218a:	22f7      	movs	r2, #247	; 0xf7
 800218c:	2111      	movs	r1, #17
 800218e:	4620      	mov	r0, r4
 8002190:	f7ff fe89 	bl	8001ea6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8002194:	4632      	mov	r2, r6
 8002196:	2122      	movs	r1, #34	; 0x22
 8002198:	4620      	mov	r0, r4
 800219a:	f7ff fe84 	bl	8001ea6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 800219e:	210e      	movs	r1, #14
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff fe71 	bl	8001e88 <SX1278_SPIRead>
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80021a6:	210d      	movs	r1, #13
 80021a8:	4602      	mov	r2, r0
 80021aa:	4620      	mov	r0, r4
 80021ac:	f7ff fe7b 	bl	8001ea6 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80021b0:	2122      	movs	r1, #34	; 0x22
 80021b2:	4620      	mov	r0, r4
 80021b4:	f7ff fe68 	bl	8001e88 <SX1278_SPIRead>
		if (temp == length) {
 80021b8:	4286      	cmp	r6, r0
 80021ba:	d103      	bne.n	80021c4 <SX1278_LoRaEntryTx+0x6c>
			module->status = TX;
 80021bc:	2302      	movs	r3, #2
			return 1;
 80021be:	2001      	movs	r0, #1
			module->status = TX;
 80021c0:	7263      	strb	r3, [r4, #9]
			SX1278_hw_Reset(module->hw);
			SX1278_defaultConfig(module);
			return 0;
		}
	}
}
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
		if (--timeout == 0) {
 80021c4:	3d01      	subs	r5, #1
 80021c6:	d1f3      	bne.n	80021b0 <SX1278_LoRaEntryTx+0x58>
			SX1278_hw_Reset(module->hw);
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	f7ff fe3e 	bl	8001e4a <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 80021ce:	4620      	mov	r0, r4
 80021d0:	f7ff ff3a 	bl	8002048 <SX1278_defaultConfig>
			return 0;
 80021d4:	4628      	mov	r0, r5
 80021d6:	e7f4      	b.n	80021c2 <SX1278_LoRaEntryTx+0x6a>

080021d8 <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length,
		uint32_t timeout) {
 80021d8:	b570      	push	{r4, r5, r6, lr}
 80021da:	4604      	mov	r4, r0
 80021dc:	461e      	mov	r6, r3
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 80021de:	4613      	mov	r3, r2
 80021e0:	460a      	mov	r2, r1
 80021e2:	2100      	movs	r1, #0
 80021e4:	f7ff fe94 	bl	8001f10 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 80021e8:	228b      	movs	r2, #139	; 0x8b
 80021ea:	2101      	movs	r1, #1
 80021ec:	4620      	mov	r0, r4
 80021ee:	f7ff fe5a 	bl	8001ea6 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80021f2:	6820      	ldr	r0, [r4, #0]
 80021f4:	f7ff fe3f 	bl	8001e76 <SX1278_hw_GetDIO0>
 80021f8:	4605      	mov	r5, r0
 80021fa:	b160      	cbz	r0, 8002216 <SX1278_LoRaTxPacket+0x3e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 80021fc:	2112      	movs	r1, #18
 80021fe:	4620      	mov	r0, r4
 8002200:	f7ff fe42 	bl	8001e88 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8002204:	4620      	mov	r0, r4
 8002206:	f7ff ff29 	bl	800205c <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 800220a:	4620      	mov	r0, r4
 800220c:	f7ff fe85 	bl	8001f1a <SX1278_standby>
			return 1;
 8002210:	2501      	movs	r5, #1
			SX1278_defaultConfig(module);
			return 0;
		}
		SX1278_hw_DelayMs(1);
	}
}
 8002212:	4628      	mov	r0, r5
 8002214:	bd70      	pop	{r4, r5, r6, pc}
		if (--timeout == 0) {
 8002216:	3e01      	subs	r6, #1
 8002218:	d106      	bne.n	8002228 <SX1278_LoRaTxPacket+0x50>
			SX1278_hw_Reset(module->hw);
 800221a:	6820      	ldr	r0, [r4, #0]
 800221c:	f7ff fe15 	bl	8001e4a <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8002220:	4620      	mov	r0, r4
 8002222:	f7ff ff11 	bl	8002048 <SX1278_defaultConfig>
 8002226:	e7f4      	b.n	8002212 <SX1278_LoRaTxPacket+0x3a>
		SX1278_hw_DelayMs(1);
 8002228:	2001      	movs	r0, #1
 800222a:	f7ff fe0c 	bl	8001e46 <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 800222e:	e7e0      	b.n	80021f2 <SX1278_LoRaTxPacket+0x1a>

08002230 <SX1278_begin>:

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8002230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002234:	4604      	mov	r4, r0
 8002236:	4689      	mov	r9, r1
 8002238:	4690      	mov	r8, r2
 800223a:	461f      	mov	r7, r3
 800223c:	f89d 6020 	ldrb.w	r6, [sp, #32]
 8002240:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
	SX1278_hw_init(module->hw);
 8002244:	6800      	ldr	r0, [r0, #0]
 8002246:	f7ff fda1 	bl	8001d8c <SX1278_hw_init>
	module->frequency = frequency;
 800224a:	f884 9004 	strb.w	r9, [r4, #4]
	module->power = power;
 800224e:	f884 8005 	strb.w	r8, [r4, #5]
	module->LoRa_Rate = LoRa_Rate;
 8002252:	71a7      	strb	r7, [r4, #6]
	module->LoRa_BW = LoRa_BW;
 8002254:	71e6      	strb	r6, [r4, #7]
	module->packetLength = packetLength;
 8002256:	7225      	strb	r5, [r4, #8]
	SX1278_defaultConfig(module);
 8002258:	4620      	mov	r0, r4
}
 800225a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	SX1278_defaultConfig(module);
 800225e:	f7ff bef3 	b.w	8002048 <SX1278_defaultConfig>

08002262 <SX1278_read>:

uint8_t SX1278_available(SX1278_t * module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t * module, uint8_t* rxBuf, uint8_t length) {
 8002262:	b570      	push	{r4, r5, r6, lr}
 8002264:	460e      	mov	r6, r1
	if (length != module->readBytes)
 8002266:	f890 410a 	ldrb.w	r4, [r0, #266]	; 0x10a
uint8_t SX1278_read(SX1278_t * module, uint8_t* rxBuf, uint8_t length) {
 800226a:	4605      	mov	r5, r0
		length = module->readBytes;
	memcpy(rxBuf, module->rxBuffer, length);
 800226c:	f100 010a 	add.w	r1, r0, #10
 8002270:	4622      	mov	r2, r4
 8002272:	4630      	mov	r0, r6
 8002274:	f000 fbce 	bl	8002a14 <memcpy>
	rxBuf[length] = '\0';
 8002278:	2300      	movs	r3, #0
	module->readBytes = 0;
	return length;
}
 800227a:	4620      	mov	r0, r4
	rxBuf[length] = '\0';
 800227c:	5533      	strb	r3, [r6, r4]
	module->readBytes = 0;
 800227e:	f885 310a 	strb.w	r3, [r5, #266]	; 0x10a
}
 8002282:	bd70      	pop	{r4, r5, r6, pc}

08002284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002284:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002286:	2414      	movs	r4, #20
{
 8002288:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800228a:	4622      	mov	r2, r4
 800228c:	2100      	movs	r1, #0
 800228e:	a80c      	add	r0, sp, #48	; 0x30
 8002290:	f000 fbcb 	bl	8002a2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002294:	4622      	mov	r2, r4
 8002296:	eb0d 0004 	add.w	r0, sp, r4
 800229a:	2100      	movs	r1, #0
 800229c:	f000 fbc5 	bl	8002a2a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a0:	2100      	movs	r1, #0
 80022a2:	2210      	movs	r2, #16
 80022a4:	a801      	add	r0, sp, #4
 80022a6:	f000 fbc0 	bl	8002a2a <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022ac:	2201      	movs	r2, #1
 80022ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022b6:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022ba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022be:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022c0:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022c2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c4:	f7fe ff46 	bl	8001154 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022c8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ce:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022d2:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022d4:	4621      	mov	r1, r4
 80022d6:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022d8:	e9cd 3207 	strd	r3, r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022dc:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022de:	f7ff f911 	bl	8001504 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80022e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e6:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022e8:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80022ea:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ec:	f7ff f9c6 	bl	800167c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80022f0:	b014      	add	sp, #80	; 0x50
 80022f2:	bd10      	pop	{r4, pc}

080022f4 <main>:
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 80022f8:	f7fe fbea 	bl	8000ad0 <HAL_Init>
  SystemClock_Config();
 80022fc:	f7ff ffc2 	bl	8002284 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	2210      	movs	r2, #16
 8002302:	2100      	movs	r1, #0
 8002304:	a806      	add	r0, sp, #24
 8002306:	f000 fb90 	bl	8002a2a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800230a:	4bae      	ldr	r3, [pc, #696]	; (80025c4 <main+0x2d0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800230c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002310:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002312:	48ad      	ldr	r0, [pc, #692]	; (80025c8 <main+0x2d4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002314:	f042 0210 	orr.w	r2, r2, #16
 8002318:	619a      	str	r2, [r3, #24]
 800231a:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800231e:	f002 0210 	and.w	r2, r2, #16
 8002322:	9202      	str	r2, [sp, #8]
 8002324:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002326:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002328:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800232a:	f042 0220 	orr.w	r2, r2, #32
 800232e:	619a      	str	r2, [r3, #24]
 8002330:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002332:	2502      	movs	r5, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002334:	f002 0220 	and.w	r2, r2, #32
 8002338:	9203      	str	r2, [sp, #12]
 800233a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800233c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : FIRE_Pin */
  GPIO_InitStruct.Pin = FIRE_Pin;
 800233e:	2740      	movs	r7, #64	; 0x40
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002340:	f042 0204 	orr.w	r2, r2, #4
 8002344:	619a      	str	r2, [r3, #24]
 8002346:	699a      	ldr	r2, [r3, #24]
 8002348:	f8df 9284 	ldr.w	r9, [pc, #644]	; 80025d0 <main+0x2dc>
 800234c:	f002 0204 	and.w	r2, r2, #4
 8002350:	9204      	str	r2, [sp, #16]
 8002352:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002354:	699a      	ldr	r2, [r3, #24]
 8002356:	f042 0208 	orr.w	r2, r2, #8
 800235a:	619a      	str	r2, [r3, #24]
 800235c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800235e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002360:	f003 0308 	and.w	r3, r3, #8
 8002364:	9305      	str	r3, [sp, #20]
 8002366:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002368:	f7fe fe4a 	bl	8001000 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800236c:	2200      	movs	r2, #0
 800236e:	2102      	movs	r1, #2
 8002370:	4896      	ldr	r0, [pc, #600]	; (80025cc <main+0x2d8>)
 8002372:	f7fe fe45 	bl	8001000 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DO_RF_Pin|D_C_Pin, GPIO_PIN_RESET);
 8002376:	2200      	movs	r2, #0
 8002378:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 800237c:	4894      	ldr	r0, [pc, #592]	; (80025d0 <main+0x2dc>)
 800237e:	f7fe fe3f 	bl	8001000 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002386:	a906      	add	r1, sp, #24
 8002388:	488f      	ldr	r0, [pc, #572]	; (80025c8 <main+0x2d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800238a:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238e:	e9cd 4508 	strd	r4, r5, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002392:	f7fe fd4f 	bl	8000e34 <HAL_GPIO_Init>
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002396:	a906      	add	r1, sp, #24
 8002398:	488c      	ldr	r0, [pc, #560]	; (80025cc <main+0x2d8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239a:	e9cd 5606 	strd	r5, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	e9cd 4508 	strd	r4, r5, [sp, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f7fe fd47 	bl	8000e34 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DO_RF_Pin|D_C_Pin;
 80023a6:	f44f 5384 	mov.w	r3, #4224	; 0x1080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023aa:	a906      	add	r1, sp, #24
 80023ac:	4888      	ldr	r0, [pc, #544]	; (80025d0 <main+0x2dc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ae:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b2:	e9cd 4508 	strd	r4, r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b6:	f7fe fd3d 	bl	8000e34 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(FIRE_GPIO_Port, &GPIO_InitStruct);
 80023ba:	a906      	add	r1, sp, #24
 80023bc:	4884      	ldr	r0, [pc, #528]	; (80025d0 <main+0x2dc>)
  hadc1.Instance = ADC1;
 80023be:	4d85      	ldr	r5, [pc, #532]	; (80025d4 <main+0x2e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c0:	e9cd 7406 	strd	r7, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(FIRE_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f7fe fd35 	bl	8000e34 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 80023ca:	4b83      	ldr	r3, [pc, #524]	; (80025d8 <main+0x2e4>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023cc:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 80023ce:	602b      	str	r3, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023d0:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80023d4:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023d6:	61eb      	str	r3, [r5, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023d8:	732c      	strb	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023da:	752c      	strb	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023dc:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 1;
 80023de:	612e      	str	r6, [r5, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80023e0:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80023e4:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023e6:	f7fe fc49 	bl	8000c7c <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023ea:	a906      	add	r1, sp, #24
 80023ec:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023ee:	e9cd 4606 	strd	r4, r6, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80023f2:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023f4:	f7fe fba2 	bl	8000b3c <HAL_ADC_ConfigChannel>
  hi2c1.Instance = I2C1;
 80023f8:	4878      	ldr	r0, [pc, #480]	; (80025dc <main+0x2e8>)
  hi2c1.Init.ClockSpeed = 100000;
 80023fa:	4979      	ldr	r1, [pc, #484]	; (80025e0 <main+0x2ec>)
 80023fc:	4b79      	ldr	r3, [pc, #484]	; (80025e4 <main+0x2f0>)
  hi2c1.Init.OwnAddress1 = 0;
 80023fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8002402:	e9c0 1300 	strd	r1, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002406:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800240a:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800240e:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002412:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002414:	f7fe fdfa 	bl	800100c <HAL_I2C_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002418:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 800241c:	4d72      	ldr	r5, [pc, #456]	; (80025e8 <main+0x2f4>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800241e:	4873      	ldr	r0, [pc, #460]	; (80025ec <main+0x2f8>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002420:	f44f 2c80 	mov.w	ip, #262144	; 0x40000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002424:	e9c5 0300 	strd	r0, r3, [r5]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002428:	2308      	movs	r3, #8
 800242a:	e9c5 c306 	strd	ip, r3, [r5, #24]
  hspi1.Init.CRCPolynomial = 10;
 800242e:	230a      	movs	r3, #10
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002430:	4628      	mov	r0, r5
  hspi1.Init.CRCPolynomial = 10;
 8002432:	62eb      	str	r3, [r5, #44]	; 0x2c
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002434:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002438:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800243c:	e9c5 4408 	strd	r4, r4, [r5, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002440:	62ac      	str	r4, [r5, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002442:	f7ff f9dc 	bl	80017fe <HAL_SPI_Init>
  huart2.Init.BaudRate = 115200;
 8002446:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 800244a:	4869      	ldr	r0, [pc, #420]	; (80025f0 <main+0x2fc>)
  huart2.Init.BaudRate = 115200;
 800244c:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8002648 <main+0x354>
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002450:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002454:	e9c0 e300 	strd	lr, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002458:	230c      	movs	r3, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 800245a:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800245c:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002460:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002462:	f7ff fc05 	bl	8001c70 <HAL_UART_Init>
	master = HAL_GPIO_ReadPin(FIRE_GPIO_Port, FIRE_Pin);
 8002466:	4639      	mov	r1, r7
 8002468:	4859      	ldr	r0, [pc, #356]	; (80025d0 <main+0x2dc>)
 800246a:	f7fe fdc3 	bl	8000ff4 <HAL_GPIO_ReadPin>
 800246e:	4b61      	ldr	r3, [pc, #388]	; (80025f4 <main+0x300>)
	if (master == 1) {
 8002470:	42b0      	cmp	r0, r6
	master = HAL_GPIO_ReadPin(FIRE_GPIO_Port, FIRE_Pin);
 8002472:	6018      	str	r0, [r3, #0]
 8002474:	4698      	mov	r8, r3
	if (master == 1) {
 8002476:	d17c      	bne.n	8002572 <main+0x27e>
		printf("Mode: Master\r\n");
 8002478:	485f      	ldr	r0, [pc, #380]	; (80025f8 <main+0x304>)
 800247a:	f000 ffa1 	bl	80033c0 <puts>
		HAL_GPIO_WritePin(FIRE_GPIO_Port, FIRE_Pin, GPIO_PIN_RESET);
 800247e:	4622      	mov	r2, r4
		HAL_GPIO_WritePin(FIRE_GPIO_Port, FIRE_Pin, GPIO_PIN_SET);
 8002480:	4639      	mov	r1, r7
 8002482:	4648      	mov	r0, r9
 8002484:	f7fe fdbc 	bl	8001000 <HAL_GPIO_WritePin>
	SX1278_hw.dio0.pin = DO_RF_Pin;
 8002488:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	SX1278_hw.dio0.port = DO_RF_GPIO_Port;
 800248c:	4b5b      	ldr	r3, [pc, #364]	; (80025fc <main+0x308>)
	printf("Configuring LoRa module\r\n");
 800248e:	485c      	ldr	r0, [pc, #368]	; (8002600 <main+0x30c>)
	SX1278_hw.dio0.pin = DO_RF_Pin;
 8002490:	609a      	str	r2, [r3, #8]
	SX1278_hw.nss.port = CS_RF_GPIO_Port;
 8002492:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002496:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800249a:	615a      	str	r2, [r3, #20]
	SX1278_hw.nss.pin = CS_RF_Pin;
 800249c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80024a0:	611a      	str	r2, [r3, #16]
	SX1278_hw.reset.port = LED_GPIO_Port;
 80024a2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80024a6:	f502 4210 	add.w	r2, r2, #36864	; 0x9000
 80024aa:	605a      	str	r2, [r3, #4]
	SX1278_hw.reset.pin = LED_Pin;
 80024ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	SX1278_hw.spi = &hspi1;
 80024b0:	619d      	str	r5, [r3, #24]
	SX1278.hw = &SX1278_hw;
 80024b2:	4d54      	ldr	r5, [pc, #336]	; (8002604 <main+0x310>)
	SX1278_hw.reset.pin = LED_Pin;
 80024b4:	601a      	str	r2, [r3, #0]
	SX1278_hw.dio0.port = DO_RF_GPIO_Port;
 80024b6:	f8c3 900c 	str.w	r9, [r3, #12]
	SX1278.hw = &SX1278_hw;
 80024ba:	602b      	str	r3, [r5, #0]
	printf("Configuring LoRa module\r\n");
 80024bc:	f000 ff80 	bl	80033c0 <puts>
	SX1278_begin(&SX1278, SX1278_433MHZ, SX1278_POWER_17DBM, SX1278_LORA_SF_8,
 80024c0:	2303      	movs	r3, #3
 80024c2:	220a      	movs	r2, #10
 80024c4:	2100      	movs	r1, #0
 80024c6:	e9cd 3200 	strd	r3, r2, [sp]
 80024ca:	4628      	mov	r0, r5
 80024cc:	2302      	movs	r3, #2
 80024ce:	2201      	movs	r2, #1
 80024d0:	f7ff feae 	bl	8002230 <SX1278_begin>
	printf("Done configuring LoRaModule\r\n");
 80024d4:	484c      	ldr	r0, [pc, #304]	; (8002608 <main+0x314>)
 80024d6:	f000 ff73 	bl	80033c0 <puts>
	if (master == 1) {
 80024da:	f8d8 3000 	ldr.w	r3, [r8]
		ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 80024de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
	if (master == 1) {
 80024e2:	2b01      	cmp	r3, #1
		ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 80024e4:	f04f 0110 	mov.w	r1, #16
 80024e8:	4628      	mov	r0, r5
 80024ea:	4c48      	ldr	r4, [pc, #288]	; (800260c <main+0x318>)
	if (master == 1) {
 80024ec:	d146      	bne.n	800257c <main+0x288>
		ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 80024ee:	f7ff fe33 	bl	8002158 <SX1278_LoRaEntryTx>
			printf("Slave ...\r\n");
 80024f2:	4f47      	ldr	r7, [pc, #284]	; (8002610 <main+0x31c>)
			printf("Receiving package...\r\n");
 80024f4:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800264c <main+0x358>
			ret = SX1278_LoRaRxPacket(&SX1278);
 80024f8:	4d42      	ldr	r5, [pc, #264]	; (8002604 <main+0x310>)
		ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 80024fa:	6020      	str	r0, [r4, #0]
		if (master == 1) {
 80024fc:	f8d8 3000 	ldr.w	r3, [r8]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d13e      	bne.n	8002582 <main+0x28e>
			printf("Master ...\r\n");
 8002504:	4843      	ldr	r0, [pc, #268]	; (8002614 <main+0x320>)
 8002506:	f000 ff5b 	bl	80033c0 <puts>
			message_length = sprintf(buffer, "Hello %d", message);
 800250a:	4e43      	ldr	r6, [pc, #268]	; (8002618 <main+0x324>)
			HAL_Delay(2500);
 800250c:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002510:	f7fe fb02 	bl	8000b18 <HAL_Delay>
			printf("Sending package...\r\n");
 8002514:	4841      	ldr	r0, [pc, #260]	; (800261c <main+0x328>)
 8002516:	f000 ff53 	bl	80033c0 <puts>
			message_length = sprintf(buffer, "Hello %d", message);
 800251a:	6832      	ldr	r2, [r6, #0]
 800251c:	4940      	ldr	r1, [pc, #256]	; (8002620 <main+0x32c>)
 800251e:	4841      	ldr	r0, [pc, #260]	; (8002624 <main+0x330>)
 8002520:	f000 ff56 	bl	80033d0 <siprintf>
 8002524:	f8df a128 	ldr.w	sl, [pc, #296]	; 8002650 <main+0x35c>
			ret = SX1278_LoRaEntryTx(&SX1278, message_length, 2000);
 8002528:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800252c:	b2c1      	uxtb	r1, r0
			message_length = sprintf(buffer, "Hello %d", message);
 800252e:	f8ca 0000 	str.w	r0, [sl]
			ret = SX1278_LoRaEntryTx(&SX1278, message_length, 2000);
 8002532:	4628      	mov	r0, r5
 8002534:	f7ff fe10 	bl	8002158 <SX1278_LoRaEntryTx>
 8002538:	4601      	mov	r1, r0
 800253a:	6020      	str	r0, [r4, #0]
			printf("Entry: %d\r\n", ret);
 800253c:	483a      	ldr	r0, [pc, #232]	; (8002628 <main+0x334>)
 800253e:	f000 fecb 	bl	80032d8 <iprintf>
			printf("Sending %s\r\n", buffer);
 8002542:	4938      	ldr	r1, [pc, #224]	; (8002624 <main+0x330>)
 8002544:	4839      	ldr	r0, [pc, #228]	; (800262c <main+0x338>)
 8002546:	f000 fec7 	bl	80032d8 <iprintf>
			ret = SX1278_LoRaTxPacket(&SX1278, (uint8_t *) buffer, message_length,
 800254a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800254e:	f89a 2000 	ldrb.w	r2, [sl]
 8002552:	4934      	ldr	r1, [pc, #208]	; (8002624 <main+0x330>)
 8002554:	4628      	mov	r0, r5
 8002556:	f7ff fe3f 	bl	80021d8 <SX1278_LoRaTxPacket>
			message += 1;
 800255a:	6833      	ldr	r3, [r6, #0]
			ret = SX1278_LoRaTxPacket(&SX1278, (uint8_t *) buffer, message_length,
 800255c:	4601      	mov	r1, r0
 800255e:	6020      	str	r0, [r4, #0]
			message += 1;
 8002560:	3301      	adds	r3, #1
			printf("Transmission: %d\r\n", ret);
 8002562:	4833      	ldr	r0, [pc, #204]	; (8002630 <main+0x33c>)
			message += 1;
 8002564:	6033      	str	r3, [r6, #0]
			printf("Transmission: %d\r\n", ret);
 8002566:	f000 feb7 	bl	80032d8 <iprintf>
			printf("Package sent...\r\n");
 800256a:	4832      	ldr	r0, [pc, #200]	; (8002634 <main+0x340>)
			printf("Package received ...\r\n");
 800256c:	f000 ff28 	bl	80033c0 <puts>
 8002570:	e7c4      	b.n	80024fc <main+0x208>
		printf("Mode: Slave\r\n");
 8002572:	4831      	ldr	r0, [pc, #196]	; (8002638 <main+0x344>)
 8002574:	f000 ff24 	bl	80033c0 <puts>
		HAL_GPIO_WritePin(FIRE_GPIO_Port, FIRE_Pin, GPIO_PIN_SET);
 8002578:	4632      	mov	r2, r6
 800257a:	e781      	b.n	8002480 <main+0x18c>
		ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 800257c:	f7ff fd72 	bl	8002064 <SX1278_LoRaEntryRx>
 8002580:	e7b7      	b.n	80024f2 <main+0x1fe>
			printf("Slave ...\r\n");
 8002582:	4638      	mov	r0, r7
 8002584:	f000 ff1c 	bl	80033c0 <puts>
			HAL_Delay(1000);
 8002588:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800258c:	f7fe fac4 	bl	8000b18 <HAL_Delay>
			printf("Receiving package...\r\n");
 8002590:	4648      	mov	r0, r9
 8002592:	f000 ff15 	bl	80033c0 <puts>
			ret = SX1278_LoRaRxPacket(&SX1278);
 8002596:	4628      	mov	r0, r5
 8002598:	f7ff fdb0 	bl	80020fc <SX1278_LoRaRxPacket>
 800259c:	4601      	mov	r1, r0
 800259e:	6020      	str	r0, [r4, #0]
			printf("Received: %d\r\n", ret);
 80025a0:	4826      	ldr	r0, [pc, #152]	; (800263c <main+0x348>)
 80025a2:	f000 fe99 	bl	80032d8 <iprintf>
			if (ret > 0) {
 80025a6:	6822      	ldr	r2, [r4, #0]
 80025a8:	2a00      	cmp	r2, #0
 80025aa:	dd09      	ble.n	80025c0 <main+0x2cc>
				SX1278_read(&SX1278, (uint8_t *) buffer, ret);
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	491d      	ldr	r1, [pc, #116]	; (8002624 <main+0x330>)
 80025b0:	4628      	mov	r0, r5
 80025b2:	f7ff fe56 	bl	8002262 <SX1278_read>
				printf("Content (%d): %s\r\n", ret, buffer);
 80025b6:	4a1b      	ldr	r2, [pc, #108]	; (8002624 <main+0x330>)
 80025b8:	6821      	ldr	r1, [r4, #0]
 80025ba:	4821      	ldr	r0, [pc, #132]	; (8002640 <main+0x34c>)
 80025bc:	f000 fe8c 	bl	80032d8 <iprintf>
			printf("Package received ...\r\n");
 80025c0:	4820      	ldr	r0, [pc, #128]	; (8002644 <main+0x350>)
 80025c2:	e7d3      	b.n	800256c <main+0x278>
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40010800 	.word	0x40010800
 80025d0:	40010c00 	.word	0x40010c00
 80025d4:	20000264 	.word	0x20000264
 80025d8:	40012400 	.word	0x40012400
 80025dc:	2000020c 	.word	0x2000020c
 80025e0:	40005400 	.word	0x40005400
 80025e4:	000186a0 	.word	0x000186a0
 80025e8:	200002d4 	.word	0x200002d4
 80025ec:	40013000 	.word	0x40013000
 80025f0:	2000032c 	.word	0x2000032c
 80025f4:	20000498 	.word	0x20000498
 80025f8:	080054e8 	.word	0x080054e8
 80025fc:	2000047c 	.word	0x2000047c
 8002600:	08005503 	.word	0x08005503
 8002604:	2000036c 	.word	0x2000036c
 8002608:	0800551c 	.word	0x0800551c
 800260c:	20000478 	.word	0x20000478
 8002610:	0800559f 	.word	0x0800559f
 8002614:	08005539 	.word	0x08005539
 8002618:	20000260 	.word	0x20000260
 800261c:	08005545 	.word	0x08005545
 8002620:	08005559 	.word	0x08005559
 8002624:	20000294 	.word	0x20000294
 8002628:	08005562 	.word	0x08005562
 800262c:	0800556e 	.word	0x0800556e
 8002630:	0800557b 	.word	0x0800557b
 8002634:	0800558e 	.word	0x0800558e
 8002638:	080054f6 	.word	0x080054f6
 800263c:	080055c0 	.word	0x080055c0
 8002640:	080055cf 	.word	0x080055cf
 8002644:	080055e2 	.word	0x080055e2
 8002648:	40004400 	.word	0x40004400
 800264c:	080055aa 	.word	0x080055aa
 8002650:	20000208 	.word	0x20000208

08002654 <_write>:
        HAL_Delay(time);
    }
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}

int _write(int file, char *ptr, int len){
 8002654:	b510      	push	{r4, lr}
 8002656:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
 8002658:	2332      	movs	r3, #50	; 0x32
 800265a:	b292      	uxth	r2, r2
 800265c:	4802      	ldr	r0, [pc, #8]	; (8002668 <_write+0x14>)
 800265e:	f7ff fb35 	bl	8001ccc <HAL_UART_Transmit>
    return len;
}
 8002662:	4620      	mov	r0, r4
 8002664:	bd10      	pop	{r4, pc}
 8002666:	bf00      	nop
 8002668:	2000032c 	.word	0x2000032c

0800266c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800266c:	4b0e      	ldr	r3, [pc, #56]	; (80026a8 <HAL_MspInit+0x3c>)
{
 800266e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002670:	699a      	ldr	r2, [r3, #24]
 8002672:	f042 0201 	orr.w	r2, r2, #1
 8002676:	619a      	str	r2, [r3, #24]
 8002678:	699a      	ldr	r2, [r3, #24]
 800267a:	f002 0201 	and.w	r2, r2, #1
 800267e:	9200      	str	r2, [sp, #0]
 8002680:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	69da      	ldr	r2, [r3, #28]
 8002684:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002688:	61da      	str	r2, [r3, #28]
 800268a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800268c:	4a07      	ldr	r2, [pc, #28]	; (80026ac <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800268e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002692:	9301      	str	r3, [sp, #4]
 8002694:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002696:	6853      	ldr	r3, [r2, #4]
 8002698:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800269c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026a2:	b002      	add	sp, #8
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40010000 	.word	0x40010000

080026b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026b0:	b510      	push	{r4, lr}
 80026b2:	4604      	mov	r4, r0
 80026b4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b6:	2210      	movs	r2, #16
 80026b8:	2100      	movs	r1, #0
 80026ba:	a802      	add	r0, sp, #8
 80026bc:	f000 f9b5 	bl	8002a2a <memset>
  if(hadc->Instance==ADC1)
 80026c0:	6822      	ldr	r2, [r4, #0]
 80026c2:	4b10      	ldr	r3, [pc, #64]	; (8002704 <HAL_ADC_MspInit+0x54>)
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d11b      	bne.n	8002700 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026c8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80026cc:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = VBAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 80026ce:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d4:	619a      	str	r2, [r3, #24]
 80026d6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 80026d8:	480b      	ldr	r0, [pc, #44]	; (8002708 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026da:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80026de:	9200      	str	r2, [sp, #0]
 80026e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	699a      	ldr	r2, [r3, #24]
 80026e4:	f042 0204 	orr.w	r2, r2, #4
 80026e8:	619a      	str	r2, [r3, #24]
 80026ea:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ec:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 80026fc:	f7fe fb9a 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002700:	b006      	add	sp, #24
 8002702:	bd10      	pop	{r4, pc}
 8002704:	40012400 	.word	0x40012400
 8002708:	40010800 	.word	0x40010800

0800270c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800270c:	b510      	push	{r4, lr}
 800270e:	4604      	mov	r4, r0
 8002710:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002712:	2210      	movs	r2, #16
 8002714:	2100      	movs	r1, #0
 8002716:	a802      	add	r0, sp, #8
 8002718:	f000 f987 	bl	8002a2a <memset>
  if(hi2c->Instance==I2C1)
 800271c:	6822      	ldr	r2, [r4, #0]
 800271e:	4b15      	ldr	r3, [pc, #84]	; (8002774 <HAL_I2C_MspInit+0x68>)
 8002720:	429a      	cmp	r2, r3
 8002722:	d124      	bne.n	800276e <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002724:	4c14      	ldr	r4, [pc, #80]	; (8002778 <HAL_I2C_MspInit+0x6c>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SCL_OLED_Pin|SDA_OLED_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002726:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800272c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272e:	f043 0308 	orr.w	r3, r3, #8
 8002732:	61a3      	str	r3, [r4, #24]
 8002734:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002736:	4811      	ldr	r0, [pc, #68]	; (800277c <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002740:	2312      	movs	r3, #18
 8002742:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002746:	2303      	movs	r3, #3
 8002748:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274a:	f7fe fb73 	bl	8000e34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800274e:	4a0c      	ldr	r2, [pc, #48]	; (8002780 <HAL_I2C_MspInit+0x74>)
 8002750:	6853      	ldr	r3, [r2, #4]
 8002752:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002756:	f043 0302 	orr.w	r3, r3, #2
 800275a:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800275c:	69e3      	ldr	r3, [r4, #28]
 800275e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002762:	61e3      	str	r3, [r4, #28]
 8002764:	69e3      	ldr	r3, [r4, #28]
 8002766:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800276e:	b006      	add	sp, #24
 8002770:	bd10      	pop	{r4, pc}
 8002772:	bf00      	nop
 8002774:	40005400 	.word	0x40005400
 8002778:	40021000 	.word	0x40021000
 800277c:	40010c00 	.word	0x40010c00
 8002780:	40010000 	.word	0x40010000

08002784 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002784:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002786:	2410      	movs	r4, #16
{
 8002788:	4605      	mov	r5, r0
 800278a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	4622      	mov	r2, r4
 800278e:	2100      	movs	r1, #0
 8002790:	eb0d 0004 	add.w	r0, sp, r4
 8002794:	f000 f949 	bl	8002a2a <memset>
  if(hspi->Instance==SPI1)
 8002798:	682a      	ldr	r2, [r5, #0]
 800279a:	4b23      	ldr	r3, [pc, #140]	; (8002828 <HAL_SPI_MspInit+0xa4>)
 800279c:	429a      	cmp	r2, r3
 800279e:	d141      	bne.n	8002824 <HAL_SPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027a0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80027a4:	699a      	ldr	r2, [r3, #24]
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = CS_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a6:	2602      	movs	r6, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027ac:	619a      	str	r2, [r3, #24]
 80027ae:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027b0:	2503      	movs	r5, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027b2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80027b6:	9201      	str	r2, [sp, #4]
 80027b8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 80027bc:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c0:	f042 0204 	orr.w	r2, r2, #4
 80027c4:	619a      	str	r2, [r3, #24]
 80027c6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 80027c8:	4818      	ldr	r0, [pc, #96]	; (800282c <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	f002 0204 	and.w	r2, r2, #4
 80027ce:	9202      	str	r2, [sp, #8]
 80027d0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d2:	699a      	ldr	r2, [r3, #24]
 80027d4:	f042 0208 	orr.w	r2, r2, #8
 80027d8:	619a      	str	r2, [r3, #24]
 80027da:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027dc:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	9303      	str	r3, [sp, #12]
 80027e4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027ea:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 80027ee:	f7fe fb21 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCK_RF_Pin|MOSI_RF_Pin;
 80027f2:	2328      	movs	r3, #40	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f4:	eb0d 0104 	add.w	r1, sp, r4
 80027f8:	480d      	ldr	r0, [pc, #52]	; (8002830 <HAL_SPI_MspInit+0xac>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fa:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027fe:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f7fe fb18 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002804:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8002806:	eb0d 0104 	add.w	r1, sp, r4
 800280a:	4809      	ldr	r0, [pc, #36]	; (8002830 <HAL_SPI_MspInit+0xac>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Pin = MISO_RF_Pin;
 8002810:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8002812:	f7fe fb0f 	bl	8000e34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002816:	4a07      	ldr	r2, [pc, #28]	; (8002834 <HAL_SPI_MspInit+0xb0>)
 8002818:	6853      	ldr	r3, [r2, #4]
 800281a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002824:	b008      	add	sp, #32
 8002826:	bd70      	pop	{r4, r5, r6, pc}
 8002828:	40013000 	.word	0x40013000
 800282c:	40010800 	.word	0x40010800
 8002830:	40010c00 	.word	0x40010c00
 8002834:	40010000 	.word	0x40010000

08002838 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002838:	b510      	push	{r4, lr}
 800283a:	4604      	mov	r4, r0
 800283c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283e:	2210      	movs	r2, #16
 8002840:	2100      	movs	r1, #0
 8002842:	a802      	add	r0, sp, #8
 8002844:	f000 f8f1 	bl	8002a2a <memset>
  if(huart->Instance==USART2)
 8002848:	6822      	ldr	r2, [r4, #0]
 800284a:	4b16      	ldr	r3, [pc, #88]	; (80028a4 <HAL_UART_MspInit+0x6c>)
 800284c:	429a      	cmp	r2, r3
 800284e:	d126      	bne.n	800289e <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002850:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002854:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = TX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8002856:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8002858:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800285c:	61da      	str	r2, [r3, #28]
 800285e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8002860:	4811      	ldr	r0, [pc, #68]	; (80028a8 <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002862:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002866:	9200      	str	r2, [sp, #0]
 8002868:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	699a      	ldr	r2, [r3, #24]
 800286c:	f042 0204 	orr.w	r2, r2, #4
 8002870:	619a      	str	r2, [r3, #24]
 8002872:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002874:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	9301      	str	r3, [sp, #4]
 800287c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287e:	2302      	movs	r3, #2
 8002880:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002884:	2303      	movs	r3, #3
 8002886:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8002888:	f7fe fad4 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800288c:	2108      	movs	r1, #8
 800288e:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 8002890:	4805      	ldr	r0, [pc, #20]	; (80028a8 <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002892:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 8002896:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 800289a:	f7fe facb 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800289e:	b006      	add	sp, #24
 80028a0:	bd10      	pop	{r4, pc}
 80028a2:	bf00      	nop
 80028a4:	40004400 	.word	0x40004400
 80028a8:	40010800 	.word	0x40010800

080028ac <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028ac:	4770      	bx	lr

080028ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ae:	e7fe      	b.n	80028ae <HardFault_Handler>

080028b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028b0:	e7fe      	b.n	80028b0 <MemManage_Handler>

080028b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028b2:	e7fe      	b.n	80028b2 <BusFault_Handler>

080028b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b4:	e7fe      	b.n	80028b4 <UsageFault_Handler>

080028b6 <SVC_Handler>:
 80028b6:	4770      	bx	lr

080028b8 <DebugMon_Handler>:
 80028b8:	4770      	bx	lr

080028ba <PendSV_Handler>:
 80028ba:	4770      	bx	lr

080028bc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028bc:	f7fe b91a 	b.w	8000af4 <HAL_IncTick>

080028c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028c0:	b570      	push	{r4, r5, r6, lr}
 80028c2:	460e      	mov	r6, r1
 80028c4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028c6:	460c      	mov	r4, r1
 80028c8:	1ba3      	subs	r3, r4, r6
 80028ca:	429d      	cmp	r5, r3
 80028cc:	dc01      	bgt.n	80028d2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80028ce:	4628      	mov	r0, r5
 80028d0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80028d2:	f3af 8000 	nop.w
 80028d6:	f804 0b01 	strb.w	r0, [r4], #1
 80028da:	e7f5      	b.n	80028c8 <_read+0x8>

080028dc <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80028dc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <_sbrk+0x2c>)
{
 80028e0:	4602      	mov	r2, r0
	if (heap_end == 0)
 80028e2:	6819      	ldr	r1, [r3, #0]
 80028e4:	b909      	cbnz	r1, 80028ea <_sbrk+0xe>
		heap_end = &end;
 80028e6:	4909      	ldr	r1, [pc, #36]	; (800290c <_sbrk+0x30>)
 80028e8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80028ea:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80028ec:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80028ee:	4402      	add	r2, r0
 80028f0:	428a      	cmp	r2, r1
 80028f2:	d906      	bls.n	8002902 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80028f4:	f000 f864 	bl	80029c0 <__errno>
 80028f8:	230c      	movs	r3, #12
 80028fa:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8002900:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8002902:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8002904:	e7fc      	b.n	8002900 <_sbrk+0x24>
 8002906:	bf00      	nop
 8002908:	200001f8 	.word	0x200001f8
 800290c:	200004a0 	.word	0x200004a0

08002910 <_close>:

int _close(int file)
{
	return -1;
}
 8002910:	f04f 30ff 	mov.w	r0, #4294967295
 8002914:	4770      	bx	lr

08002916 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 800291a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800291c:	604b      	str	r3, [r1, #4]
}
 800291e:	4770      	bx	lr

08002920 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002920:	2001      	movs	r0, #1
 8002922:	4770      	bx	lr

08002924 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002924:	2000      	movs	r0, #0
 8002926:	4770      	bx	lr

08002928 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002928:	4b0f      	ldr	r3, [pc, #60]	; (8002968 <SystemInit+0x40>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	f042 0201 	orr.w	r2, r2, #1
 8002930:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	4a0d      	ldr	r2, [pc, #52]	; (800296c <SystemInit+0x44>)
 8002936:	400a      	ands	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002940:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002944:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800294c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002954:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002956:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800295a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800295c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002960:	4b03      	ldr	r3, [pc, #12]	; (8002970 <SystemInit+0x48>)
 8002962:	609a      	str	r2, [r3, #8]
#endif 
}
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
 800296c:	f8ff0000 	.word	0xf8ff0000
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002974:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002976:	e003      	b.n	8002980 <LoopCopyDataInit>

08002978 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800297a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800297c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800297e:	3104      	adds	r1, #4

08002980 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002980:	480a      	ldr	r0, [pc, #40]	; (80029ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002982:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002984:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002986:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002988:	d3f6      	bcc.n	8002978 <CopyDataInit>
  ldr r2, =_sbss
 800298a:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800298c:	e002      	b.n	8002994 <LoopFillZerobss>

0800298e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002990:	f842 3b04 	str.w	r3, [r2], #4

08002994 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002996:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002998:	d3f9      	bcc.n	800298e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800299a:	f7ff ffc5 	bl	8002928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800299e:	f000 f815 	bl	80029cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029a2:	f7ff fca7 	bl	80022f4 <main>
  bx lr
 80029a6:	4770      	bx	lr
  ldr r3, =_sidata
 80029a8:	080058d8 	.word	0x080058d8
  ldr r0, =_sdata
 80029ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80029b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80029b4:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80029b8:	200004a0 	.word	0x200004a0

080029bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029bc:	e7fe      	b.n	80029bc <ADC1_2_IRQHandler>
	...

080029c0 <__errno>:
 80029c0:	4b01      	ldr	r3, [pc, #4]	; (80029c8 <__errno+0x8>)
 80029c2:	6818      	ldr	r0, [r3, #0]
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	2000000c 	.word	0x2000000c

080029cc <__libc_init_array>:
 80029cc:	b570      	push	{r4, r5, r6, lr}
 80029ce:	2500      	movs	r5, #0
 80029d0:	4e0c      	ldr	r6, [pc, #48]	; (8002a04 <__libc_init_array+0x38>)
 80029d2:	4c0d      	ldr	r4, [pc, #52]	; (8002a08 <__libc_init_array+0x3c>)
 80029d4:	1ba4      	subs	r4, r4, r6
 80029d6:	10a4      	asrs	r4, r4, #2
 80029d8:	42a5      	cmp	r5, r4
 80029da:	d109      	bne.n	80029f0 <__libc_init_array+0x24>
 80029dc:	f002 fd64 	bl	80054a8 <_init>
 80029e0:	2500      	movs	r5, #0
 80029e2:	4e0a      	ldr	r6, [pc, #40]	; (8002a0c <__libc_init_array+0x40>)
 80029e4:	4c0a      	ldr	r4, [pc, #40]	; (8002a10 <__libc_init_array+0x44>)
 80029e6:	1ba4      	subs	r4, r4, r6
 80029e8:	10a4      	asrs	r4, r4, #2
 80029ea:	42a5      	cmp	r5, r4
 80029ec:	d105      	bne.n	80029fa <__libc_init_array+0x2e>
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
 80029f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029f4:	4798      	blx	r3
 80029f6:	3501      	adds	r5, #1
 80029f8:	e7ee      	b.n	80029d8 <__libc_init_array+0xc>
 80029fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029fe:	4798      	blx	r3
 8002a00:	3501      	adds	r5, #1
 8002a02:	e7f2      	b.n	80029ea <__libc_init_array+0x1e>
 8002a04:	080058d0 	.word	0x080058d0
 8002a08:	080058d0 	.word	0x080058d0
 8002a0c:	080058d0 	.word	0x080058d0
 8002a10:	080058d4 	.word	0x080058d4

08002a14 <memcpy>:
 8002a14:	b510      	push	{r4, lr}
 8002a16:	1e43      	subs	r3, r0, #1
 8002a18:	440a      	add	r2, r1
 8002a1a:	4291      	cmp	r1, r2
 8002a1c:	d100      	bne.n	8002a20 <memcpy+0xc>
 8002a1e:	bd10      	pop	{r4, pc}
 8002a20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a28:	e7f7      	b.n	8002a1a <memcpy+0x6>

08002a2a <memset>:
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	4402      	add	r2, r0
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d100      	bne.n	8002a34 <memset+0xa>
 8002a32:	4770      	bx	lr
 8002a34:	f803 1b01 	strb.w	r1, [r3], #1
 8002a38:	e7f9      	b.n	8002a2e <memset+0x4>

08002a3a <__cvt>:
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a40:	461e      	mov	r6, r3
 8002a42:	bfbb      	ittet	lt
 8002a44:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002a48:	461e      	movlt	r6, r3
 8002a4a:	2300      	movge	r3, #0
 8002a4c:	232d      	movlt	r3, #45	; 0x2d
 8002a4e:	b088      	sub	sp, #32
 8002a50:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002a52:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8002a56:	f027 0720 	bic.w	r7, r7, #32
 8002a5a:	2f46      	cmp	r7, #70	; 0x46
 8002a5c:	4614      	mov	r4, r2
 8002a5e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002a60:	700b      	strb	r3, [r1, #0]
 8002a62:	d004      	beq.n	8002a6e <__cvt+0x34>
 8002a64:	2f45      	cmp	r7, #69	; 0x45
 8002a66:	d100      	bne.n	8002a6a <__cvt+0x30>
 8002a68:	3501      	adds	r5, #1
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e000      	b.n	8002a70 <__cvt+0x36>
 8002a6e:	2303      	movs	r3, #3
 8002a70:	aa07      	add	r2, sp, #28
 8002a72:	9204      	str	r2, [sp, #16]
 8002a74:	aa06      	add	r2, sp, #24
 8002a76:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002a7a:	e9cd 3500 	strd	r3, r5, [sp]
 8002a7e:	4622      	mov	r2, r4
 8002a80:	4633      	mov	r3, r6
 8002a82:	f000 fe15 	bl	80036b0 <_dtoa_r>
 8002a86:	2f47      	cmp	r7, #71	; 0x47
 8002a88:	4680      	mov	r8, r0
 8002a8a:	d102      	bne.n	8002a92 <__cvt+0x58>
 8002a8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002a8e:	07db      	lsls	r3, r3, #31
 8002a90:	d526      	bpl.n	8002ae0 <__cvt+0xa6>
 8002a92:	2f46      	cmp	r7, #70	; 0x46
 8002a94:	eb08 0905 	add.w	r9, r8, r5
 8002a98:	d111      	bne.n	8002abe <__cvt+0x84>
 8002a9a:	f898 3000 	ldrb.w	r3, [r8]
 8002a9e:	2b30      	cmp	r3, #48	; 0x30
 8002aa0:	d10a      	bne.n	8002ab8 <__cvt+0x7e>
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	4631      	mov	r1, r6
 8002aaa:	f7fd ff7d 	bl	80009a8 <__aeabi_dcmpeq>
 8002aae:	b918      	cbnz	r0, 8002ab8 <__cvt+0x7e>
 8002ab0:	f1c5 0501 	rsb	r5, r5, #1
 8002ab4:	f8ca 5000 	str.w	r5, [sl]
 8002ab8:	f8da 3000 	ldr.w	r3, [sl]
 8002abc:	4499      	add	r9, r3
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	4620      	mov	r0, r4
 8002ac4:	4631      	mov	r1, r6
 8002ac6:	f7fd ff6f 	bl	80009a8 <__aeabi_dcmpeq>
 8002aca:	b938      	cbnz	r0, 8002adc <__cvt+0xa2>
 8002acc:	2230      	movs	r2, #48	; 0x30
 8002ace:	9b07      	ldr	r3, [sp, #28]
 8002ad0:	454b      	cmp	r3, r9
 8002ad2:	d205      	bcs.n	8002ae0 <__cvt+0xa6>
 8002ad4:	1c59      	adds	r1, r3, #1
 8002ad6:	9107      	str	r1, [sp, #28]
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	e7f8      	b.n	8002ace <__cvt+0x94>
 8002adc:	f8cd 901c 	str.w	r9, [sp, #28]
 8002ae0:	4640      	mov	r0, r8
 8002ae2:	9b07      	ldr	r3, [sp, #28]
 8002ae4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002ae6:	eba3 0308 	sub.w	r3, r3, r8
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	b008      	add	sp, #32
 8002aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002af2 <__exponent>:
 8002af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002af4:	2900      	cmp	r1, #0
 8002af6:	bfb4      	ite	lt
 8002af8:	232d      	movlt	r3, #45	; 0x2d
 8002afa:	232b      	movge	r3, #43	; 0x2b
 8002afc:	4604      	mov	r4, r0
 8002afe:	bfb8      	it	lt
 8002b00:	4249      	neglt	r1, r1
 8002b02:	2909      	cmp	r1, #9
 8002b04:	f804 2b02 	strb.w	r2, [r4], #2
 8002b08:	7043      	strb	r3, [r0, #1]
 8002b0a:	dd21      	ble.n	8002b50 <__exponent+0x5e>
 8002b0c:	f10d 0307 	add.w	r3, sp, #7
 8002b10:	461f      	mov	r7, r3
 8002b12:	260a      	movs	r6, #10
 8002b14:	fb91 f5f6 	sdiv	r5, r1, r6
 8002b18:	fb06 1115 	mls	r1, r6, r5, r1
 8002b1c:	2d09      	cmp	r5, #9
 8002b1e:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8002b22:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002b26:	f103 32ff 	add.w	r2, r3, #4294967295
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	dc09      	bgt.n	8002b42 <__exponent+0x50>
 8002b2e:	3130      	adds	r1, #48	; 0x30
 8002b30:	3b02      	subs	r3, #2
 8002b32:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002b36:	42bb      	cmp	r3, r7
 8002b38:	4622      	mov	r2, r4
 8002b3a:	d304      	bcc.n	8002b46 <__exponent+0x54>
 8002b3c:	1a10      	subs	r0, r2, r0
 8002b3e:	b003      	add	sp, #12
 8002b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b42:	4613      	mov	r3, r2
 8002b44:	e7e6      	b.n	8002b14 <__exponent+0x22>
 8002b46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b4a:	f804 2b01 	strb.w	r2, [r4], #1
 8002b4e:	e7f2      	b.n	8002b36 <__exponent+0x44>
 8002b50:	2330      	movs	r3, #48	; 0x30
 8002b52:	4419      	add	r1, r3
 8002b54:	7083      	strb	r3, [r0, #2]
 8002b56:	1d02      	adds	r2, r0, #4
 8002b58:	70c1      	strb	r1, [r0, #3]
 8002b5a:	e7ef      	b.n	8002b3c <__exponent+0x4a>

08002b5c <_printf_float>:
 8002b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b60:	b091      	sub	sp, #68	; 0x44
 8002b62:	460c      	mov	r4, r1
 8002b64:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8002b66:	4693      	mov	fp, r2
 8002b68:	461e      	mov	r6, r3
 8002b6a:	4605      	mov	r5, r0
 8002b6c:	f001 fcce 	bl	800450c <_localeconv_r>
 8002b70:	6803      	ldr	r3, [r0, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	9309      	str	r3, [sp, #36]	; 0x24
 8002b76:	f7fd faeb 	bl	8000150 <strlen>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	930e      	str	r3, [sp, #56]	; 0x38
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	900a      	str	r0, [sp, #40]	; 0x28
 8002b82:	3307      	adds	r3, #7
 8002b84:	f023 0307 	bic.w	r3, r3, #7
 8002b88:	f103 0208 	add.w	r2, r3, #8
 8002b8c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8002b90:	f8d4 a000 	ldr.w	sl, [r4]
 8002b94:	603a      	str	r2, [r7, #0]
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002b9e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8002ba2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002ba6:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bac:	4ba6      	ldr	r3, [pc, #664]	; (8002e48 <_printf_float+0x2ec>)
 8002bae:	4638      	mov	r0, r7
 8002bb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bb2:	f7fd ff2b 	bl	8000a0c <__aeabi_dcmpun>
 8002bb6:	bb68      	cbnz	r0, 8002c14 <_printf_float+0xb8>
 8002bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bbc:	4ba2      	ldr	r3, [pc, #648]	; (8002e48 <_printf_float+0x2ec>)
 8002bbe:	4638      	mov	r0, r7
 8002bc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bc2:	f7fd ff05 	bl	80009d0 <__aeabi_dcmple>
 8002bc6:	bb28      	cbnz	r0, 8002c14 <_printf_float+0xb8>
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2300      	movs	r3, #0
 8002bcc:	4638      	mov	r0, r7
 8002bce:	4649      	mov	r1, r9
 8002bd0:	f7fd fef4 	bl	80009bc <__aeabi_dcmplt>
 8002bd4:	b110      	cbz	r0, 8002bdc <_printf_float+0x80>
 8002bd6:	232d      	movs	r3, #45	; 0x2d
 8002bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bdc:	4f9b      	ldr	r7, [pc, #620]	; (8002e4c <_printf_float+0x2f0>)
 8002bde:	4b9c      	ldr	r3, [pc, #624]	; (8002e50 <_printf_float+0x2f4>)
 8002be0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002be4:	bf98      	it	ls
 8002be6:	461f      	movls	r7, r3
 8002be8:	2303      	movs	r3, #3
 8002bea:	f04f 0900 	mov.w	r9, #0
 8002bee:	6123      	str	r3, [r4, #16]
 8002bf0:	f02a 0304 	bic.w	r3, sl, #4
 8002bf4:	6023      	str	r3, [r4, #0]
 8002bf6:	9600      	str	r6, [sp, #0]
 8002bf8:	465b      	mov	r3, fp
 8002bfa:	aa0f      	add	r2, sp, #60	; 0x3c
 8002bfc:	4621      	mov	r1, r4
 8002bfe:	4628      	mov	r0, r5
 8002c00:	f000 f9e2 	bl	8002fc8 <_printf_common>
 8002c04:	3001      	adds	r0, #1
 8002c06:	f040 8090 	bne.w	8002d2a <_printf_float+0x1ce>
 8002c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0e:	b011      	add	sp, #68	; 0x44
 8002c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c14:	463a      	mov	r2, r7
 8002c16:	464b      	mov	r3, r9
 8002c18:	4638      	mov	r0, r7
 8002c1a:	4649      	mov	r1, r9
 8002c1c:	f7fd fef6 	bl	8000a0c <__aeabi_dcmpun>
 8002c20:	b110      	cbz	r0, 8002c28 <_printf_float+0xcc>
 8002c22:	4f8c      	ldr	r7, [pc, #560]	; (8002e54 <_printf_float+0x2f8>)
 8002c24:	4b8c      	ldr	r3, [pc, #560]	; (8002e58 <_printf_float+0x2fc>)
 8002c26:	e7db      	b.n	8002be0 <_printf_float+0x84>
 8002c28:	6863      	ldr	r3, [r4, #4]
 8002c2a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8002c2e:	1c59      	adds	r1, r3, #1
 8002c30:	a80d      	add	r0, sp, #52	; 0x34
 8002c32:	a90e      	add	r1, sp, #56	; 0x38
 8002c34:	d140      	bne.n	8002cb8 <_printf_float+0x15c>
 8002c36:	2306      	movs	r3, #6
 8002c38:	6063      	str	r3, [r4, #4]
 8002c3a:	f04f 0c00 	mov.w	ip, #0
 8002c3e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8002c42:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8002c46:	6863      	ldr	r3, [r4, #4]
 8002c48:	6022      	str	r2, [r4, #0]
 8002c4a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	463a      	mov	r2, r7
 8002c52:	464b      	mov	r3, r9
 8002c54:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8002c58:	4628      	mov	r0, r5
 8002c5a:	f7ff feee 	bl	8002a3a <__cvt>
 8002c5e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8002c62:	2b47      	cmp	r3, #71	; 0x47
 8002c64:	4607      	mov	r7, r0
 8002c66:	d109      	bne.n	8002c7c <_printf_float+0x120>
 8002c68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002c6a:	1cd8      	adds	r0, r3, #3
 8002c6c:	db02      	blt.n	8002c74 <_printf_float+0x118>
 8002c6e:	6862      	ldr	r2, [r4, #4]
 8002c70:	4293      	cmp	r3, r2
 8002c72:	dd47      	ble.n	8002d04 <_printf_float+0x1a8>
 8002c74:	f1a8 0802 	sub.w	r8, r8, #2
 8002c78:	fa5f f888 	uxtb.w	r8, r8
 8002c7c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002c80:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002c82:	d824      	bhi.n	8002cce <_printf_float+0x172>
 8002c84:	3901      	subs	r1, #1
 8002c86:	4642      	mov	r2, r8
 8002c88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002c8c:	910d      	str	r1, [sp, #52]	; 0x34
 8002c8e:	f7ff ff30 	bl	8002af2 <__exponent>
 8002c92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002c94:	4681      	mov	r9, r0
 8002c96:	1813      	adds	r3, r2, r0
 8002c98:	2a01      	cmp	r2, #1
 8002c9a:	6123      	str	r3, [r4, #16]
 8002c9c:	dc02      	bgt.n	8002ca4 <_printf_float+0x148>
 8002c9e:	6822      	ldr	r2, [r4, #0]
 8002ca0:	07d1      	lsls	r1, r2, #31
 8002ca2:	d501      	bpl.n	8002ca8 <_printf_float+0x14c>
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	6123      	str	r3, [r4, #16]
 8002ca8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0a2      	beq.n	8002bf6 <_printf_float+0x9a>
 8002cb0:	232d      	movs	r3, #45	; 0x2d
 8002cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cb6:	e79e      	b.n	8002bf6 <_printf_float+0x9a>
 8002cb8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8002cbc:	f000 816e 	beq.w	8002f9c <_printf_float+0x440>
 8002cc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002cc4:	d1b9      	bne.n	8002c3a <_printf_float+0xde>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1b7      	bne.n	8002c3a <_printf_float+0xde>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e7b4      	b.n	8002c38 <_printf_float+0xdc>
 8002cce:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8002cd2:	d119      	bne.n	8002d08 <_printf_float+0x1ac>
 8002cd4:	2900      	cmp	r1, #0
 8002cd6:	6863      	ldr	r3, [r4, #4]
 8002cd8:	dd0c      	ble.n	8002cf4 <_printf_float+0x198>
 8002cda:	6121      	str	r1, [r4, #16]
 8002cdc:	b913      	cbnz	r3, 8002ce4 <_printf_float+0x188>
 8002cde:	6822      	ldr	r2, [r4, #0]
 8002ce0:	07d2      	lsls	r2, r2, #31
 8002ce2:	d502      	bpl.n	8002cea <_printf_float+0x18e>
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	440b      	add	r3, r1
 8002ce8:	6123      	str	r3, [r4, #16]
 8002cea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002cec:	f04f 0900 	mov.w	r9, #0
 8002cf0:	65a3      	str	r3, [r4, #88]	; 0x58
 8002cf2:	e7d9      	b.n	8002ca8 <_printf_float+0x14c>
 8002cf4:	b913      	cbnz	r3, 8002cfc <_printf_float+0x1a0>
 8002cf6:	6822      	ldr	r2, [r4, #0]
 8002cf8:	07d0      	lsls	r0, r2, #31
 8002cfa:	d501      	bpl.n	8002d00 <_printf_float+0x1a4>
 8002cfc:	3302      	adds	r3, #2
 8002cfe:	e7f3      	b.n	8002ce8 <_printf_float+0x18c>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e7f1      	b.n	8002ce8 <_printf_float+0x18c>
 8002d04:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002d08:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	db05      	blt.n	8002d1c <_printf_float+0x1c0>
 8002d10:	6822      	ldr	r2, [r4, #0]
 8002d12:	6123      	str	r3, [r4, #16]
 8002d14:	07d1      	lsls	r1, r2, #31
 8002d16:	d5e8      	bpl.n	8002cea <_printf_float+0x18e>
 8002d18:	3301      	adds	r3, #1
 8002d1a:	e7e5      	b.n	8002ce8 <_printf_float+0x18c>
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bfcc      	ite	gt
 8002d20:	2301      	movgt	r3, #1
 8002d22:	f1c3 0302 	rsble	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	e7de      	b.n	8002ce8 <_printf_float+0x18c>
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	055a      	lsls	r2, r3, #21
 8002d2e:	d407      	bmi.n	8002d40 <_printf_float+0x1e4>
 8002d30:	6923      	ldr	r3, [r4, #16]
 8002d32:	463a      	mov	r2, r7
 8002d34:	4659      	mov	r1, fp
 8002d36:	4628      	mov	r0, r5
 8002d38:	47b0      	blx	r6
 8002d3a:	3001      	adds	r0, #1
 8002d3c:	d129      	bne.n	8002d92 <_printf_float+0x236>
 8002d3e:	e764      	b.n	8002c0a <_printf_float+0xae>
 8002d40:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002d44:	f240 80d7 	bls.w	8002ef6 <_printf_float+0x39a>
 8002d48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f7fd fe2a 	bl	80009a8 <__aeabi_dcmpeq>
 8002d54:	b388      	cbz	r0, 8002dba <_printf_float+0x25e>
 8002d56:	2301      	movs	r3, #1
 8002d58:	4a40      	ldr	r2, [pc, #256]	; (8002e5c <_printf_float+0x300>)
 8002d5a:	4659      	mov	r1, fp
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	47b0      	blx	r6
 8002d60:	3001      	adds	r0, #1
 8002d62:	f43f af52 	beq.w	8002c0a <_printf_float+0xae>
 8002d66:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	db02      	blt.n	8002d74 <_printf_float+0x218>
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	07d8      	lsls	r0, r3, #31
 8002d72:	d50e      	bpl.n	8002d92 <_printf_float+0x236>
 8002d74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d78:	4659      	mov	r1, fp
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	47b0      	blx	r6
 8002d7e:	3001      	adds	r0, #1
 8002d80:	f43f af43 	beq.w	8002c0a <_printf_float+0xae>
 8002d84:	2700      	movs	r7, #0
 8002d86:	f104 081a 	add.w	r8, r4, #26
 8002d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	42bb      	cmp	r3, r7
 8002d90:	dc09      	bgt.n	8002da6 <_printf_float+0x24a>
 8002d92:	6823      	ldr	r3, [r4, #0]
 8002d94:	079f      	lsls	r7, r3, #30
 8002d96:	f100 80fd 	bmi.w	8002f94 <_printf_float+0x438>
 8002d9a:	68e0      	ldr	r0, [r4, #12]
 8002d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002d9e:	4298      	cmp	r0, r3
 8002da0:	bfb8      	it	lt
 8002da2:	4618      	movlt	r0, r3
 8002da4:	e733      	b.n	8002c0e <_printf_float+0xb2>
 8002da6:	2301      	movs	r3, #1
 8002da8:	4642      	mov	r2, r8
 8002daa:	4659      	mov	r1, fp
 8002dac:	4628      	mov	r0, r5
 8002dae:	47b0      	blx	r6
 8002db0:	3001      	adds	r0, #1
 8002db2:	f43f af2a 	beq.w	8002c0a <_printf_float+0xae>
 8002db6:	3701      	adds	r7, #1
 8002db8:	e7e7      	b.n	8002d8a <_printf_float+0x22e>
 8002dba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	dc2b      	bgt.n	8002e18 <_printf_float+0x2bc>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	4a26      	ldr	r2, [pc, #152]	; (8002e5c <_printf_float+0x300>)
 8002dc4:	4659      	mov	r1, fp
 8002dc6:	4628      	mov	r0, r5
 8002dc8:	47b0      	blx	r6
 8002dca:	3001      	adds	r0, #1
 8002dcc:	f43f af1d 	beq.w	8002c0a <_printf_float+0xae>
 8002dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dd2:	b923      	cbnz	r3, 8002dde <_printf_float+0x282>
 8002dd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002dd6:	b913      	cbnz	r3, 8002dde <_printf_float+0x282>
 8002dd8:	6823      	ldr	r3, [r4, #0]
 8002dda:	07d9      	lsls	r1, r3, #31
 8002ddc:	d5d9      	bpl.n	8002d92 <_printf_float+0x236>
 8002dde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002de2:	4659      	mov	r1, fp
 8002de4:	4628      	mov	r0, r5
 8002de6:	47b0      	blx	r6
 8002de8:	3001      	adds	r0, #1
 8002dea:	f43f af0e 	beq.w	8002c0a <_printf_float+0xae>
 8002dee:	f04f 0800 	mov.w	r8, #0
 8002df2:	f104 091a 	add.w	r9, r4, #26
 8002df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002df8:	425b      	negs	r3, r3
 8002dfa:	4543      	cmp	r3, r8
 8002dfc:	dc01      	bgt.n	8002e02 <_printf_float+0x2a6>
 8002dfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e00:	e797      	b.n	8002d32 <_printf_float+0x1d6>
 8002e02:	2301      	movs	r3, #1
 8002e04:	464a      	mov	r2, r9
 8002e06:	4659      	mov	r1, fp
 8002e08:	4628      	mov	r0, r5
 8002e0a:	47b0      	blx	r6
 8002e0c:	3001      	adds	r0, #1
 8002e0e:	f43f aefc 	beq.w	8002c0a <_printf_float+0xae>
 8002e12:	f108 0801 	add.w	r8, r8, #1
 8002e16:	e7ee      	b.n	8002df6 <_printf_float+0x29a>
 8002e18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	bfa8      	it	ge
 8002e20:	461a      	movge	r2, r3
 8002e22:	2a00      	cmp	r2, #0
 8002e24:	4690      	mov	r8, r2
 8002e26:	dd07      	ble.n	8002e38 <_printf_float+0x2dc>
 8002e28:	4613      	mov	r3, r2
 8002e2a:	4659      	mov	r1, fp
 8002e2c:	463a      	mov	r2, r7
 8002e2e:	4628      	mov	r0, r5
 8002e30:	47b0      	blx	r6
 8002e32:	3001      	adds	r0, #1
 8002e34:	f43f aee9 	beq.w	8002c0a <_printf_float+0xae>
 8002e38:	f104 031a 	add.w	r3, r4, #26
 8002e3c:	f04f 0a00 	mov.w	sl, #0
 8002e40:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8002e44:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e46:	e015      	b.n	8002e74 <_printf_float+0x318>
 8002e48:	7fefffff 	.word	0x7fefffff
 8002e4c:	08005618 	.word	0x08005618
 8002e50:	08005614 	.word	0x08005614
 8002e54:	08005620 	.word	0x08005620
 8002e58:	0800561c 	.word	0x0800561c
 8002e5c:	08005624 	.word	0x08005624
 8002e60:	2301      	movs	r3, #1
 8002e62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002e64:	4659      	mov	r1, fp
 8002e66:	4628      	mov	r0, r5
 8002e68:	47b0      	blx	r6
 8002e6a:	3001      	adds	r0, #1
 8002e6c:	f43f aecd 	beq.w	8002c0a <_printf_float+0xae>
 8002e70:	f10a 0a01 	add.w	sl, sl, #1
 8002e74:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8002e78:	eba9 0308 	sub.w	r3, r9, r8
 8002e7c:	4553      	cmp	r3, sl
 8002e7e:	dcef      	bgt.n	8002e60 <_printf_float+0x304>
 8002e80:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e84:	429a      	cmp	r2, r3
 8002e86:	444f      	add	r7, r9
 8002e88:	db14      	blt.n	8002eb4 <_printf_float+0x358>
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	07da      	lsls	r2, r3, #31
 8002e8e:	d411      	bmi.n	8002eb4 <_printf_float+0x358>
 8002e90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e92:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002e94:	eba3 0209 	sub.w	r2, r3, r9
 8002e98:	eba3 0901 	sub.w	r9, r3, r1
 8002e9c:	4591      	cmp	r9, r2
 8002e9e:	bfa8      	it	ge
 8002ea0:	4691      	movge	r9, r2
 8002ea2:	f1b9 0f00 	cmp.w	r9, #0
 8002ea6:	dc0d      	bgt.n	8002ec4 <_printf_float+0x368>
 8002ea8:	2700      	movs	r7, #0
 8002eaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002eae:	f104 081a 	add.w	r8, r4, #26
 8002eb2:	e018      	b.n	8002ee6 <_printf_float+0x38a>
 8002eb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002eb8:	4659      	mov	r1, fp
 8002eba:	4628      	mov	r0, r5
 8002ebc:	47b0      	blx	r6
 8002ebe:	3001      	adds	r0, #1
 8002ec0:	d1e6      	bne.n	8002e90 <_printf_float+0x334>
 8002ec2:	e6a2      	b.n	8002c0a <_printf_float+0xae>
 8002ec4:	464b      	mov	r3, r9
 8002ec6:	463a      	mov	r2, r7
 8002ec8:	4659      	mov	r1, fp
 8002eca:	4628      	mov	r0, r5
 8002ecc:	47b0      	blx	r6
 8002ece:	3001      	adds	r0, #1
 8002ed0:	d1ea      	bne.n	8002ea8 <_printf_float+0x34c>
 8002ed2:	e69a      	b.n	8002c0a <_printf_float+0xae>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	4642      	mov	r2, r8
 8002ed8:	4659      	mov	r1, fp
 8002eda:	4628      	mov	r0, r5
 8002edc:	47b0      	blx	r6
 8002ede:	3001      	adds	r0, #1
 8002ee0:	f43f ae93 	beq.w	8002c0a <_printf_float+0xae>
 8002ee4:	3701      	adds	r7, #1
 8002ee6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	eba3 0309 	sub.w	r3, r3, r9
 8002ef0:	42bb      	cmp	r3, r7
 8002ef2:	dcef      	bgt.n	8002ed4 <_printf_float+0x378>
 8002ef4:	e74d      	b.n	8002d92 <_printf_float+0x236>
 8002ef6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ef8:	2a01      	cmp	r2, #1
 8002efa:	dc01      	bgt.n	8002f00 <_printf_float+0x3a4>
 8002efc:	07db      	lsls	r3, r3, #31
 8002efe:	d538      	bpl.n	8002f72 <_printf_float+0x416>
 8002f00:	2301      	movs	r3, #1
 8002f02:	463a      	mov	r2, r7
 8002f04:	4659      	mov	r1, fp
 8002f06:	4628      	mov	r0, r5
 8002f08:	47b0      	blx	r6
 8002f0a:	3001      	adds	r0, #1
 8002f0c:	f43f ae7d 	beq.w	8002c0a <_printf_float+0xae>
 8002f10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f14:	4659      	mov	r1, fp
 8002f16:	4628      	mov	r0, r5
 8002f18:	47b0      	blx	r6
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	f107 0701 	add.w	r7, r7, #1
 8002f20:	f43f ae73 	beq.w	8002c0a <_printf_float+0xae>
 8002f24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002f28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f103 38ff 	add.w	r8, r3, #4294967295
 8002f30:	2300      	movs	r3, #0
 8002f32:	f7fd fd39 	bl	80009a8 <__aeabi_dcmpeq>
 8002f36:	b9c0      	cbnz	r0, 8002f6a <_printf_float+0x40e>
 8002f38:	4643      	mov	r3, r8
 8002f3a:	463a      	mov	r2, r7
 8002f3c:	4659      	mov	r1, fp
 8002f3e:	4628      	mov	r0, r5
 8002f40:	47b0      	blx	r6
 8002f42:	3001      	adds	r0, #1
 8002f44:	d10d      	bne.n	8002f62 <_printf_float+0x406>
 8002f46:	e660      	b.n	8002c0a <_printf_float+0xae>
 8002f48:	2301      	movs	r3, #1
 8002f4a:	4642      	mov	r2, r8
 8002f4c:	4659      	mov	r1, fp
 8002f4e:	4628      	mov	r0, r5
 8002f50:	47b0      	blx	r6
 8002f52:	3001      	adds	r0, #1
 8002f54:	f43f ae59 	beq.w	8002c0a <_printf_float+0xae>
 8002f58:	3701      	adds	r7, #1
 8002f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	42bb      	cmp	r3, r7
 8002f60:	dcf2      	bgt.n	8002f48 <_printf_float+0x3ec>
 8002f62:	464b      	mov	r3, r9
 8002f64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002f68:	e6e4      	b.n	8002d34 <_printf_float+0x1d8>
 8002f6a:	2700      	movs	r7, #0
 8002f6c:	f104 081a 	add.w	r8, r4, #26
 8002f70:	e7f3      	b.n	8002f5a <_printf_float+0x3fe>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e7e1      	b.n	8002f3a <_printf_float+0x3de>
 8002f76:	2301      	movs	r3, #1
 8002f78:	4642      	mov	r2, r8
 8002f7a:	4659      	mov	r1, fp
 8002f7c:	4628      	mov	r0, r5
 8002f7e:	47b0      	blx	r6
 8002f80:	3001      	adds	r0, #1
 8002f82:	f43f ae42 	beq.w	8002c0a <_printf_float+0xae>
 8002f86:	3701      	adds	r7, #1
 8002f88:	68e3      	ldr	r3, [r4, #12]
 8002f8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	42bb      	cmp	r3, r7
 8002f90:	dcf1      	bgt.n	8002f76 <_printf_float+0x41a>
 8002f92:	e702      	b.n	8002d9a <_printf_float+0x23e>
 8002f94:	2700      	movs	r7, #0
 8002f96:	f104 0819 	add.w	r8, r4, #25
 8002f9a:	e7f5      	b.n	8002f88 <_printf_float+0x42c>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f43f ae94 	beq.w	8002cca <_printf_float+0x16e>
 8002fa2:	f04f 0c00 	mov.w	ip, #0
 8002fa6:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8002faa:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8002fae:	6022      	str	r2, [r4, #0]
 8002fb0:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002fb4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	463a      	mov	r2, r7
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	4628      	mov	r0, r5
 8002fc0:	f7ff fd3b 	bl	8002a3a <__cvt>
 8002fc4:	4607      	mov	r7, r0
 8002fc6:	e64f      	b.n	8002c68 <_printf_float+0x10c>

08002fc8 <_printf_common>:
 8002fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fcc:	4691      	mov	r9, r2
 8002fce:	461f      	mov	r7, r3
 8002fd0:	688a      	ldr	r2, [r1, #8]
 8002fd2:	690b      	ldr	r3, [r1, #16]
 8002fd4:	4606      	mov	r6, r0
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	bfb8      	it	lt
 8002fda:	4613      	movlt	r3, r2
 8002fdc:	f8c9 3000 	str.w	r3, [r9]
 8002fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fea:	b112      	cbz	r2, 8002ff2 <_printf_common+0x2a>
 8002fec:	3301      	adds	r3, #1
 8002fee:	f8c9 3000 	str.w	r3, [r9]
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	0699      	lsls	r1, r3, #26
 8002ff6:	bf42      	ittt	mi
 8002ff8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002ffc:	3302      	addmi	r3, #2
 8002ffe:	f8c9 3000 	strmi.w	r3, [r9]
 8003002:	6825      	ldr	r5, [r4, #0]
 8003004:	f015 0506 	ands.w	r5, r5, #6
 8003008:	d107      	bne.n	800301a <_printf_common+0x52>
 800300a:	f104 0a19 	add.w	sl, r4, #25
 800300e:	68e3      	ldr	r3, [r4, #12]
 8003010:	f8d9 2000 	ldr.w	r2, [r9]
 8003014:	1a9b      	subs	r3, r3, r2
 8003016:	42ab      	cmp	r3, r5
 8003018:	dc29      	bgt.n	800306e <_printf_common+0xa6>
 800301a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800301e:	6822      	ldr	r2, [r4, #0]
 8003020:	3300      	adds	r3, #0
 8003022:	bf18      	it	ne
 8003024:	2301      	movne	r3, #1
 8003026:	0692      	lsls	r2, r2, #26
 8003028:	d42e      	bmi.n	8003088 <_printf_common+0xc0>
 800302a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800302e:	4639      	mov	r1, r7
 8003030:	4630      	mov	r0, r6
 8003032:	47c0      	blx	r8
 8003034:	3001      	adds	r0, #1
 8003036:	d021      	beq.n	800307c <_printf_common+0xb4>
 8003038:	6823      	ldr	r3, [r4, #0]
 800303a:	68e5      	ldr	r5, [r4, #12]
 800303c:	f003 0306 	and.w	r3, r3, #6
 8003040:	2b04      	cmp	r3, #4
 8003042:	bf18      	it	ne
 8003044:	2500      	movne	r5, #0
 8003046:	f8d9 2000 	ldr.w	r2, [r9]
 800304a:	f04f 0900 	mov.w	r9, #0
 800304e:	bf08      	it	eq
 8003050:	1aad      	subeq	r5, r5, r2
 8003052:	68a3      	ldr	r3, [r4, #8]
 8003054:	6922      	ldr	r2, [r4, #16]
 8003056:	bf08      	it	eq
 8003058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800305c:	4293      	cmp	r3, r2
 800305e:	bfc4      	itt	gt
 8003060:	1a9b      	subgt	r3, r3, r2
 8003062:	18ed      	addgt	r5, r5, r3
 8003064:	341a      	adds	r4, #26
 8003066:	454d      	cmp	r5, r9
 8003068:	d11a      	bne.n	80030a0 <_printf_common+0xd8>
 800306a:	2000      	movs	r0, #0
 800306c:	e008      	b.n	8003080 <_printf_common+0xb8>
 800306e:	2301      	movs	r3, #1
 8003070:	4652      	mov	r2, sl
 8003072:	4639      	mov	r1, r7
 8003074:	4630      	mov	r0, r6
 8003076:	47c0      	blx	r8
 8003078:	3001      	adds	r0, #1
 800307a:	d103      	bne.n	8003084 <_printf_common+0xbc>
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003084:	3501      	adds	r5, #1
 8003086:	e7c2      	b.n	800300e <_printf_common+0x46>
 8003088:	2030      	movs	r0, #48	; 0x30
 800308a:	18e1      	adds	r1, r4, r3
 800308c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003096:	4422      	add	r2, r4
 8003098:	3302      	adds	r3, #2
 800309a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800309e:	e7c4      	b.n	800302a <_printf_common+0x62>
 80030a0:	2301      	movs	r3, #1
 80030a2:	4622      	mov	r2, r4
 80030a4:	4639      	mov	r1, r7
 80030a6:	4630      	mov	r0, r6
 80030a8:	47c0      	blx	r8
 80030aa:	3001      	adds	r0, #1
 80030ac:	d0e6      	beq.n	800307c <_printf_common+0xb4>
 80030ae:	f109 0901 	add.w	r9, r9, #1
 80030b2:	e7d8      	b.n	8003066 <_printf_common+0x9e>

080030b4 <_printf_i>:
 80030b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80030b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80030bc:	460c      	mov	r4, r1
 80030be:	7e09      	ldrb	r1, [r1, #24]
 80030c0:	b085      	sub	sp, #20
 80030c2:	296e      	cmp	r1, #110	; 0x6e
 80030c4:	4617      	mov	r7, r2
 80030c6:	4606      	mov	r6, r0
 80030c8:	4698      	mov	r8, r3
 80030ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80030cc:	f000 80b3 	beq.w	8003236 <_printf_i+0x182>
 80030d0:	d822      	bhi.n	8003118 <_printf_i+0x64>
 80030d2:	2963      	cmp	r1, #99	; 0x63
 80030d4:	d036      	beq.n	8003144 <_printf_i+0x90>
 80030d6:	d80a      	bhi.n	80030ee <_printf_i+0x3a>
 80030d8:	2900      	cmp	r1, #0
 80030da:	f000 80b9 	beq.w	8003250 <_printf_i+0x19c>
 80030de:	2958      	cmp	r1, #88	; 0x58
 80030e0:	f000 8083 	beq.w	80031ea <_printf_i+0x136>
 80030e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80030ec:	e032      	b.n	8003154 <_printf_i+0xa0>
 80030ee:	2964      	cmp	r1, #100	; 0x64
 80030f0:	d001      	beq.n	80030f6 <_printf_i+0x42>
 80030f2:	2969      	cmp	r1, #105	; 0x69
 80030f4:	d1f6      	bne.n	80030e4 <_printf_i+0x30>
 80030f6:	6820      	ldr	r0, [r4, #0]
 80030f8:	6813      	ldr	r3, [r2, #0]
 80030fa:	0605      	lsls	r5, r0, #24
 80030fc:	f103 0104 	add.w	r1, r3, #4
 8003100:	d52a      	bpl.n	8003158 <_printf_i+0xa4>
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6011      	str	r1, [r2, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	da03      	bge.n	8003112 <_printf_i+0x5e>
 800310a:	222d      	movs	r2, #45	; 0x2d
 800310c:	425b      	negs	r3, r3
 800310e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003112:	486f      	ldr	r0, [pc, #444]	; (80032d0 <_printf_i+0x21c>)
 8003114:	220a      	movs	r2, #10
 8003116:	e039      	b.n	800318c <_printf_i+0xd8>
 8003118:	2973      	cmp	r1, #115	; 0x73
 800311a:	f000 809d 	beq.w	8003258 <_printf_i+0x1a4>
 800311e:	d808      	bhi.n	8003132 <_printf_i+0x7e>
 8003120:	296f      	cmp	r1, #111	; 0x6f
 8003122:	d020      	beq.n	8003166 <_printf_i+0xb2>
 8003124:	2970      	cmp	r1, #112	; 0x70
 8003126:	d1dd      	bne.n	80030e4 <_printf_i+0x30>
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	f043 0320 	orr.w	r3, r3, #32
 800312e:	6023      	str	r3, [r4, #0]
 8003130:	e003      	b.n	800313a <_printf_i+0x86>
 8003132:	2975      	cmp	r1, #117	; 0x75
 8003134:	d017      	beq.n	8003166 <_printf_i+0xb2>
 8003136:	2978      	cmp	r1, #120	; 0x78
 8003138:	d1d4      	bne.n	80030e4 <_printf_i+0x30>
 800313a:	2378      	movs	r3, #120	; 0x78
 800313c:	4865      	ldr	r0, [pc, #404]	; (80032d4 <_printf_i+0x220>)
 800313e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003142:	e055      	b.n	80031f0 <_printf_i+0x13c>
 8003144:	6813      	ldr	r3, [r2, #0]
 8003146:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800314a:	1d19      	adds	r1, r3, #4
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6011      	str	r1, [r2, #0]
 8003150:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003154:	2301      	movs	r3, #1
 8003156:	e08c      	b.n	8003272 <_printf_i+0x1be>
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800315e:	6011      	str	r1, [r2, #0]
 8003160:	bf18      	it	ne
 8003162:	b21b      	sxthne	r3, r3
 8003164:	e7cf      	b.n	8003106 <_printf_i+0x52>
 8003166:	6813      	ldr	r3, [r2, #0]
 8003168:	6825      	ldr	r5, [r4, #0]
 800316a:	1d18      	adds	r0, r3, #4
 800316c:	6010      	str	r0, [r2, #0]
 800316e:	0628      	lsls	r0, r5, #24
 8003170:	d501      	bpl.n	8003176 <_printf_i+0xc2>
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	e002      	b.n	800317c <_printf_i+0xc8>
 8003176:	0668      	lsls	r0, r5, #25
 8003178:	d5fb      	bpl.n	8003172 <_printf_i+0xbe>
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	296f      	cmp	r1, #111	; 0x6f
 800317e:	bf14      	ite	ne
 8003180:	220a      	movne	r2, #10
 8003182:	2208      	moveq	r2, #8
 8003184:	4852      	ldr	r0, [pc, #328]	; (80032d0 <_printf_i+0x21c>)
 8003186:	2100      	movs	r1, #0
 8003188:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800318c:	6865      	ldr	r5, [r4, #4]
 800318e:	2d00      	cmp	r5, #0
 8003190:	60a5      	str	r5, [r4, #8]
 8003192:	f2c0 8095 	blt.w	80032c0 <_printf_i+0x20c>
 8003196:	6821      	ldr	r1, [r4, #0]
 8003198:	f021 0104 	bic.w	r1, r1, #4
 800319c:	6021      	str	r1, [r4, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d13d      	bne.n	800321e <_printf_i+0x16a>
 80031a2:	2d00      	cmp	r5, #0
 80031a4:	f040 808e 	bne.w	80032c4 <_printf_i+0x210>
 80031a8:	4665      	mov	r5, ip
 80031aa:	2a08      	cmp	r2, #8
 80031ac:	d10b      	bne.n	80031c6 <_printf_i+0x112>
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	07db      	lsls	r3, r3, #31
 80031b2:	d508      	bpl.n	80031c6 <_printf_i+0x112>
 80031b4:	6923      	ldr	r3, [r4, #16]
 80031b6:	6862      	ldr	r2, [r4, #4]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	bfde      	ittt	le
 80031bc:	2330      	movle	r3, #48	; 0x30
 80031be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031c6:	ebac 0305 	sub.w	r3, ip, r5
 80031ca:	6123      	str	r3, [r4, #16]
 80031cc:	f8cd 8000 	str.w	r8, [sp]
 80031d0:	463b      	mov	r3, r7
 80031d2:	aa03      	add	r2, sp, #12
 80031d4:	4621      	mov	r1, r4
 80031d6:	4630      	mov	r0, r6
 80031d8:	f7ff fef6 	bl	8002fc8 <_printf_common>
 80031dc:	3001      	adds	r0, #1
 80031de:	d14d      	bne.n	800327c <_printf_i+0x1c8>
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	b005      	add	sp, #20
 80031e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80031ea:	4839      	ldr	r0, [pc, #228]	; (80032d0 <_printf_i+0x21c>)
 80031ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80031f0:	6813      	ldr	r3, [r2, #0]
 80031f2:	6821      	ldr	r1, [r4, #0]
 80031f4:	1d1d      	adds	r5, r3, #4
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6015      	str	r5, [r2, #0]
 80031fa:	060a      	lsls	r2, r1, #24
 80031fc:	d50b      	bpl.n	8003216 <_printf_i+0x162>
 80031fe:	07ca      	lsls	r2, r1, #31
 8003200:	bf44      	itt	mi
 8003202:	f041 0120 	orrmi.w	r1, r1, #32
 8003206:	6021      	strmi	r1, [r4, #0]
 8003208:	b91b      	cbnz	r3, 8003212 <_printf_i+0x15e>
 800320a:	6822      	ldr	r2, [r4, #0]
 800320c:	f022 0220 	bic.w	r2, r2, #32
 8003210:	6022      	str	r2, [r4, #0]
 8003212:	2210      	movs	r2, #16
 8003214:	e7b7      	b.n	8003186 <_printf_i+0xd2>
 8003216:	064d      	lsls	r5, r1, #25
 8003218:	bf48      	it	mi
 800321a:	b29b      	uxthmi	r3, r3
 800321c:	e7ef      	b.n	80031fe <_printf_i+0x14a>
 800321e:	4665      	mov	r5, ip
 8003220:	fbb3 f1f2 	udiv	r1, r3, r2
 8003224:	fb02 3311 	mls	r3, r2, r1, r3
 8003228:	5cc3      	ldrb	r3, [r0, r3]
 800322a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800322e:	460b      	mov	r3, r1
 8003230:	2900      	cmp	r1, #0
 8003232:	d1f5      	bne.n	8003220 <_printf_i+0x16c>
 8003234:	e7b9      	b.n	80031aa <_printf_i+0xf6>
 8003236:	6813      	ldr	r3, [r2, #0]
 8003238:	6825      	ldr	r5, [r4, #0]
 800323a:	1d18      	adds	r0, r3, #4
 800323c:	6961      	ldr	r1, [r4, #20]
 800323e:	6010      	str	r0, [r2, #0]
 8003240:	0628      	lsls	r0, r5, #24
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	d501      	bpl.n	800324a <_printf_i+0x196>
 8003246:	6019      	str	r1, [r3, #0]
 8003248:	e002      	b.n	8003250 <_printf_i+0x19c>
 800324a:	066a      	lsls	r2, r5, #25
 800324c:	d5fb      	bpl.n	8003246 <_printf_i+0x192>
 800324e:	8019      	strh	r1, [r3, #0]
 8003250:	2300      	movs	r3, #0
 8003252:	4665      	mov	r5, ip
 8003254:	6123      	str	r3, [r4, #16]
 8003256:	e7b9      	b.n	80031cc <_printf_i+0x118>
 8003258:	6813      	ldr	r3, [r2, #0]
 800325a:	1d19      	adds	r1, r3, #4
 800325c:	6011      	str	r1, [r2, #0]
 800325e:	681d      	ldr	r5, [r3, #0]
 8003260:	6862      	ldr	r2, [r4, #4]
 8003262:	2100      	movs	r1, #0
 8003264:	4628      	mov	r0, r5
 8003266:	f001 f9cb 	bl	8004600 <memchr>
 800326a:	b108      	cbz	r0, 8003270 <_printf_i+0x1bc>
 800326c:	1b40      	subs	r0, r0, r5
 800326e:	6060      	str	r0, [r4, #4]
 8003270:	6863      	ldr	r3, [r4, #4]
 8003272:	6123      	str	r3, [r4, #16]
 8003274:	2300      	movs	r3, #0
 8003276:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800327a:	e7a7      	b.n	80031cc <_printf_i+0x118>
 800327c:	6923      	ldr	r3, [r4, #16]
 800327e:	462a      	mov	r2, r5
 8003280:	4639      	mov	r1, r7
 8003282:	4630      	mov	r0, r6
 8003284:	47c0      	blx	r8
 8003286:	3001      	adds	r0, #1
 8003288:	d0aa      	beq.n	80031e0 <_printf_i+0x12c>
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	079b      	lsls	r3, r3, #30
 800328e:	d413      	bmi.n	80032b8 <_printf_i+0x204>
 8003290:	68e0      	ldr	r0, [r4, #12]
 8003292:	9b03      	ldr	r3, [sp, #12]
 8003294:	4298      	cmp	r0, r3
 8003296:	bfb8      	it	lt
 8003298:	4618      	movlt	r0, r3
 800329a:	e7a3      	b.n	80031e4 <_printf_i+0x130>
 800329c:	2301      	movs	r3, #1
 800329e:	464a      	mov	r2, r9
 80032a0:	4639      	mov	r1, r7
 80032a2:	4630      	mov	r0, r6
 80032a4:	47c0      	blx	r8
 80032a6:	3001      	adds	r0, #1
 80032a8:	d09a      	beq.n	80031e0 <_printf_i+0x12c>
 80032aa:	3501      	adds	r5, #1
 80032ac:	68e3      	ldr	r3, [r4, #12]
 80032ae:	9a03      	ldr	r2, [sp, #12]
 80032b0:	1a9b      	subs	r3, r3, r2
 80032b2:	42ab      	cmp	r3, r5
 80032b4:	dcf2      	bgt.n	800329c <_printf_i+0x1e8>
 80032b6:	e7eb      	b.n	8003290 <_printf_i+0x1dc>
 80032b8:	2500      	movs	r5, #0
 80032ba:	f104 0919 	add.w	r9, r4, #25
 80032be:	e7f5      	b.n	80032ac <_printf_i+0x1f8>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1ac      	bne.n	800321e <_printf_i+0x16a>
 80032c4:	7803      	ldrb	r3, [r0, #0]
 80032c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032ce:	e76c      	b.n	80031aa <_printf_i+0xf6>
 80032d0:	08005626 	.word	0x08005626
 80032d4:	08005637 	.word	0x08005637

080032d8 <iprintf>:
 80032d8:	b40f      	push	{r0, r1, r2, r3}
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <iprintf+0x2c>)
 80032dc:	b513      	push	{r0, r1, r4, lr}
 80032de:	681c      	ldr	r4, [r3, #0]
 80032e0:	b124      	cbz	r4, 80032ec <iprintf+0x14>
 80032e2:	69a3      	ldr	r3, [r4, #24]
 80032e4:	b913      	cbnz	r3, 80032ec <iprintf+0x14>
 80032e6:	4620      	mov	r0, r4
 80032e8:	f001 f886 	bl	80043f8 <__sinit>
 80032ec:	ab05      	add	r3, sp, #20
 80032ee:	9a04      	ldr	r2, [sp, #16]
 80032f0:	68a1      	ldr	r1, [r4, #8]
 80032f2:	4620      	mov	r0, r4
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	f001 fe9b 	bl	8005030 <_vfiprintf_r>
 80032fa:	b002      	add	sp, #8
 80032fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003300:	b004      	add	sp, #16
 8003302:	4770      	bx	lr
 8003304:	2000000c 	.word	0x2000000c

08003308 <_puts_r>:
 8003308:	b570      	push	{r4, r5, r6, lr}
 800330a:	460e      	mov	r6, r1
 800330c:	4605      	mov	r5, r0
 800330e:	b118      	cbz	r0, 8003318 <_puts_r+0x10>
 8003310:	6983      	ldr	r3, [r0, #24]
 8003312:	b90b      	cbnz	r3, 8003318 <_puts_r+0x10>
 8003314:	f001 f870 	bl	80043f8 <__sinit>
 8003318:	69ab      	ldr	r3, [r5, #24]
 800331a:	68ac      	ldr	r4, [r5, #8]
 800331c:	b913      	cbnz	r3, 8003324 <_puts_r+0x1c>
 800331e:	4628      	mov	r0, r5
 8003320:	f001 f86a 	bl	80043f8 <__sinit>
 8003324:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <_puts_r+0xac>)
 8003326:	429c      	cmp	r4, r3
 8003328:	d117      	bne.n	800335a <_puts_r+0x52>
 800332a:	686c      	ldr	r4, [r5, #4]
 800332c:	89a3      	ldrh	r3, [r4, #12]
 800332e:	071b      	lsls	r3, r3, #28
 8003330:	d51d      	bpl.n	800336e <_puts_r+0x66>
 8003332:	6923      	ldr	r3, [r4, #16]
 8003334:	b1db      	cbz	r3, 800336e <_puts_r+0x66>
 8003336:	3e01      	subs	r6, #1
 8003338:	68a3      	ldr	r3, [r4, #8]
 800333a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800333e:	3b01      	subs	r3, #1
 8003340:	60a3      	str	r3, [r4, #8]
 8003342:	b9e9      	cbnz	r1, 8003380 <_puts_r+0x78>
 8003344:	2b00      	cmp	r3, #0
 8003346:	da2e      	bge.n	80033a6 <_puts_r+0x9e>
 8003348:	4622      	mov	r2, r4
 800334a:	210a      	movs	r1, #10
 800334c:	4628      	mov	r0, r5
 800334e:	f000 f85f 	bl	8003410 <__swbuf_r>
 8003352:	3001      	adds	r0, #1
 8003354:	d011      	beq.n	800337a <_puts_r+0x72>
 8003356:	200a      	movs	r0, #10
 8003358:	e011      	b.n	800337e <_puts_r+0x76>
 800335a:	4b17      	ldr	r3, [pc, #92]	; (80033b8 <_puts_r+0xb0>)
 800335c:	429c      	cmp	r4, r3
 800335e:	d101      	bne.n	8003364 <_puts_r+0x5c>
 8003360:	68ac      	ldr	r4, [r5, #8]
 8003362:	e7e3      	b.n	800332c <_puts_r+0x24>
 8003364:	4b15      	ldr	r3, [pc, #84]	; (80033bc <_puts_r+0xb4>)
 8003366:	429c      	cmp	r4, r3
 8003368:	bf08      	it	eq
 800336a:	68ec      	ldreq	r4, [r5, #12]
 800336c:	e7de      	b.n	800332c <_puts_r+0x24>
 800336e:	4621      	mov	r1, r4
 8003370:	4628      	mov	r0, r5
 8003372:	f000 f89f 	bl	80034b4 <__swsetup_r>
 8003376:	2800      	cmp	r0, #0
 8003378:	d0dd      	beq.n	8003336 <_puts_r+0x2e>
 800337a:	f04f 30ff 	mov.w	r0, #4294967295
 800337e:	bd70      	pop	{r4, r5, r6, pc}
 8003380:	2b00      	cmp	r3, #0
 8003382:	da04      	bge.n	800338e <_puts_r+0x86>
 8003384:	69a2      	ldr	r2, [r4, #24]
 8003386:	429a      	cmp	r2, r3
 8003388:	dc06      	bgt.n	8003398 <_puts_r+0x90>
 800338a:	290a      	cmp	r1, #10
 800338c:	d004      	beq.n	8003398 <_puts_r+0x90>
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	6022      	str	r2, [r4, #0]
 8003394:	7019      	strb	r1, [r3, #0]
 8003396:	e7cf      	b.n	8003338 <_puts_r+0x30>
 8003398:	4622      	mov	r2, r4
 800339a:	4628      	mov	r0, r5
 800339c:	f000 f838 	bl	8003410 <__swbuf_r>
 80033a0:	3001      	adds	r0, #1
 80033a2:	d1c9      	bne.n	8003338 <_puts_r+0x30>
 80033a4:	e7e9      	b.n	800337a <_puts_r+0x72>
 80033a6:	200a      	movs	r0, #10
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	6022      	str	r2, [r4, #0]
 80033ae:	7018      	strb	r0, [r3, #0]
 80033b0:	e7e5      	b.n	800337e <_puts_r+0x76>
 80033b2:	bf00      	nop
 80033b4:	08005678 	.word	0x08005678
 80033b8:	08005698 	.word	0x08005698
 80033bc:	08005658 	.word	0x08005658

080033c0 <puts>:
 80033c0:	4b02      	ldr	r3, [pc, #8]	; (80033cc <puts+0xc>)
 80033c2:	4601      	mov	r1, r0
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	f7ff bf9f 	b.w	8003308 <_puts_r>
 80033ca:	bf00      	nop
 80033cc:	2000000c 	.word	0x2000000c

080033d0 <siprintf>:
 80033d0:	b40e      	push	{r1, r2, r3}
 80033d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033d6:	b500      	push	{lr}
 80033d8:	b09c      	sub	sp, #112	; 0x70
 80033da:	ab1d      	add	r3, sp, #116	; 0x74
 80033dc:	9002      	str	r0, [sp, #8]
 80033de:	9006      	str	r0, [sp, #24]
 80033e0:	9107      	str	r1, [sp, #28]
 80033e2:	9104      	str	r1, [sp, #16]
 80033e4:	4808      	ldr	r0, [pc, #32]	; (8003408 <siprintf+0x38>)
 80033e6:	4909      	ldr	r1, [pc, #36]	; (800340c <siprintf+0x3c>)
 80033e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80033ec:	9105      	str	r1, [sp, #20]
 80033ee:	6800      	ldr	r0, [r0, #0]
 80033f0:	a902      	add	r1, sp, #8
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	f001 fcfc 	bl	8004df0 <_svfiprintf_r>
 80033f8:	2200      	movs	r2, #0
 80033fa:	9b02      	ldr	r3, [sp, #8]
 80033fc:	701a      	strb	r2, [r3, #0]
 80033fe:	b01c      	add	sp, #112	; 0x70
 8003400:	f85d eb04 	ldr.w	lr, [sp], #4
 8003404:	b003      	add	sp, #12
 8003406:	4770      	bx	lr
 8003408:	2000000c 	.word	0x2000000c
 800340c:	ffff0208 	.word	0xffff0208

08003410 <__swbuf_r>:
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	460e      	mov	r6, r1
 8003414:	4614      	mov	r4, r2
 8003416:	4605      	mov	r5, r0
 8003418:	b118      	cbz	r0, 8003422 <__swbuf_r+0x12>
 800341a:	6983      	ldr	r3, [r0, #24]
 800341c:	b90b      	cbnz	r3, 8003422 <__swbuf_r+0x12>
 800341e:	f000 ffeb 	bl	80043f8 <__sinit>
 8003422:	4b21      	ldr	r3, [pc, #132]	; (80034a8 <__swbuf_r+0x98>)
 8003424:	429c      	cmp	r4, r3
 8003426:	d12a      	bne.n	800347e <__swbuf_r+0x6e>
 8003428:	686c      	ldr	r4, [r5, #4]
 800342a:	69a3      	ldr	r3, [r4, #24]
 800342c:	60a3      	str	r3, [r4, #8]
 800342e:	89a3      	ldrh	r3, [r4, #12]
 8003430:	071a      	lsls	r2, r3, #28
 8003432:	d52e      	bpl.n	8003492 <__swbuf_r+0x82>
 8003434:	6923      	ldr	r3, [r4, #16]
 8003436:	b363      	cbz	r3, 8003492 <__swbuf_r+0x82>
 8003438:	6923      	ldr	r3, [r4, #16]
 800343a:	6820      	ldr	r0, [r4, #0]
 800343c:	b2f6      	uxtb	r6, r6
 800343e:	1ac0      	subs	r0, r0, r3
 8003440:	6963      	ldr	r3, [r4, #20]
 8003442:	4637      	mov	r7, r6
 8003444:	4283      	cmp	r3, r0
 8003446:	dc04      	bgt.n	8003452 <__swbuf_r+0x42>
 8003448:	4621      	mov	r1, r4
 800344a:	4628      	mov	r0, r5
 800344c:	f000 ff6a 	bl	8004324 <_fflush_r>
 8003450:	bb28      	cbnz	r0, 800349e <__swbuf_r+0x8e>
 8003452:	68a3      	ldr	r3, [r4, #8]
 8003454:	3001      	adds	r0, #1
 8003456:	3b01      	subs	r3, #1
 8003458:	60a3      	str	r3, [r4, #8]
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	6022      	str	r2, [r4, #0]
 8003460:	701e      	strb	r6, [r3, #0]
 8003462:	6963      	ldr	r3, [r4, #20]
 8003464:	4283      	cmp	r3, r0
 8003466:	d004      	beq.n	8003472 <__swbuf_r+0x62>
 8003468:	89a3      	ldrh	r3, [r4, #12]
 800346a:	07db      	lsls	r3, r3, #31
 800346c:	d519      	bpl.n	80034a2 <__swbuf_r+0x92>
 800346e:	2e0a      	cmp	r6, #10
 8003470:	d117      	bne.n	80034a2 <__swbuf_r+0x92>
 8003472:	4621      	mov	r1, r4
 8003474:	4628      	mov	r0, r5
 8003476:	f000 ff55 	bl	8004324 <_fflush_r>
 800347a:	b190      	cbz	r0, 80034a2 <__swbuf_r+0x92>
 800347c:	e00f      	b.n	800349e <__swbuf_r+0x8e>
 800347e:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <__swbuf_r+0x9c>)
 8003480:	429c      	cmp	r4, r3
 8003482:	d101      	bne.n	8003488 <__swbuf_r+0x78>
 8003484:	68ac      	ldr	r4, [r5, #8]
 8003486:	e7d0      	b.n	800342a <__swbuf_r+0x1a>
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <__swbuf_r+0xa0>)
 800348a:	429c      	cmp	r4, r3
 800348c:	bf08      	it	eq
 800348e:	68ec      	ldreq	r4, [r5, #12]
 8003490:	e7cb      	b.n	800342a <__swbuf_r+0x1a>
 8003492:	4621      	mov	r1, r4
 8003494:	4628      	mov	r0, r5
 8003496:	f000 f80d 	bl	80034b4 <__swsetup_r>
 800349a:	2800      	cmp	r0, #0
 800349c:	d0cc      	beq.n	8003438 <__swbuf_r+0x28>
 800349e:	f04f 37ff 	mov.w	r7, #4294967295
 80034a2:	4638      	mov	r0, r7
 80034a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034a6:	bf00      	nop
 80034a8:	08005678 	.word	0x08005678
 80034ac:	08005698 	.word	0x08005698
 80034b0:	08005658 	.word	0x08005658

080034b4 <__swsetup_r>:
 80034b4:	4b32      	ldr	r3, [pc, #200]	; (8003580 <__swsetup_r+0xcc>)
 80034b6:	b570      	push	{r4, r5, r6, lr}
 80034b8:	681d      	ldr	r5, [r3, #0]
 80034ba:	4606      	mov	r6, r0
 80034bc:	460c      	mov	r4, r1
 80034be:	b125      	cbz	r5, 80034ca <__swsetup_r+0x16>
 80034c0:	69ab      	ldr	r3, [r5, #24]
 80034c2:	b913      	cbnz	r3, 80034ca <__swsetup_r+0x16>
 80034c4:	4628      	mov	r0, r5
 80034c6:	f000 ff97 	bl	80043f8 <__sinit>
 80034ca:	4b2e      	ldr	r3, [pc, #184]	; (8003584 <__swsetup_r+0xd0>)
 80034cc:	429c      	cmp	r4, r3
 80034ce:	d10f      	bne.n	80034f0 <__swsetup_r+0x3c>
 80034d0:	686c      	ldr	r4, [r5, #4]
 80034d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	0715      	lsls	r5, r2, #28
 80034da:	d42c      	bmi.n	8003536 <__swsetup_r+0x82>
 80034dc:	06d0      	lsls	r0, r2, #27
 80034de:	d411      	bmi.n	8003504 <__swsetup_r+0x50>
 80034e0:	2209      	movs	r2, #9
 80034e2:	6032      	str	r2, [r6, #0]
 80034e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034e8:	81a3      	strh	r3, [r4, #12]
 80034ea:	f04f 30ff 	mov.w	r0, #4294967295
 80034ee:	e03e      	b.n	800356e <__swsetup_r+0xba>
 80034f0:	4b25      	ldr	r3, [pc, #148]	; (8003588 <__swsetup_r+0xd4>)
 80034f2:	429c      	cmp	r4, r3
 80034f4:	d101      	bne.n	80034fa <__swsetup_r+0x46>
 80034f6:	68ac      	ldr	r4, [r5, #8]
 80034f8:	e7eb      	b.n	80034d2 <__swsetup_r+0x1e>
 80034fa:	4b24      	ldr	r3, [pc, #144]	; (800358c <__swsetup_r+0xd8>)
 80034fc:	429c      	cmp	r4, r3
 80034fe:	bf08      	it	eq
 8003500:	68ec      	ldreq	r4, [r5, #12]
 8003502:	e7e6      	b.n	80034d2 <__swsetup_r+0x1e>
 8003504:	0751      	lsls	r1, r2, #29
 8003506:	d512      	bpl.n	800352e <__swsetup_r+0x7a>
 8003508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800350a:	b141      	cbz	r1, 800351e <__swsetup_r+0x6a>
 800350c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003510:	4299      	cmp	r1, r3
 8003512:	d002      	beq.n	800351a <__swsetup_r+0x66>
 8003514:	4630      	mov	r0, r6
 8003516:	f001 fb6b 	bl	8004bf0 <_free_r>
 800351a:	2300      	movs	r3, #0
 800351c:	6363      	str	r3, [r4, #52]	; 0x34
 800351e:	89a3      	ldrh	r3, [r4, #12]
 8003520:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003524:	81a3      	strh	r3, [r4, #12]
 8003526:	2300      	movs	r3, #0
 8003528:	6063      	str	r3, [r4, #4]
 800352a:	6923      	ldr	r3, [r4, #16]
 800352c:	6023      	str	r3, [r4, #0]
 800352e:	89a3      	ldrh	r3, [r4, #12]
 8003530:	f043 0308 	orr.w	r3, r3, #8
 8003534:	81a3      	strh	r3, [r4, #12]
 8003536:	6923      	ldr	r3, [r4, #16]
 8003538:	b94b      	cbnz	r3, 800354e <__swsetup_r+0x9a>
 800353a:	89a3      	ldrh	r3, [r4, #12]
 800353c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003544:	d003      	beq.n	800354e <__swsetup_r+0x9a>
 8003546:	4621      	mov	r1, r4
 8003548:	4630      	mov	r0, r6
 800354a:	f001 f811 	bl	8004570 <__smakebuf_r>
 800354e:	89a2      	ldrh	r2, [r4, #12]
 8003550:	f012 0301 	ands.w	r3, r2, #1
 8003554:	d00c      	beq.n	8003570 <__swsetup_r+0xbc>
 8003556:	2300      	movs	r3, #0
 8003558:	60a3      	str	r3, [r4, #8]
 800355a:	6963      	ldr	r3, [r4, #20]
 800355c:	425b      	negs	r3, r3
 800355e:	61a3      	str	r3, [r4, #24]
 8003560:	6923      	ldr	r3, [r4, #16]
 8003562:	b953      	cbnz	r3, 800357a <__swsetup_r+0xc6>
 8003564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003568:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800356c:	d1ba      	bne.n	80034e4 <__swsetup_r+0x30>
 800356e:	bd70      	pop	{r4, r5, r6, pc}
 8003570:	0792      	lsls	r2, r2, #30
 8003572:	bf58      	it	pl
 8003574:	6963      	ldrpl	r3, [r4, #20]
 8003576:	60a3      	str	r3, [r4, #8]
 8003578:	e7f2      	b.n	8003560 <__swsetup_r+0xac>
 800357a:	2000      	movs	r0, #0
 800357c:	e7f7      	b.n	800356e <__swsetup_r+0xba>
 800357e:	bf00      	nop
 8003580:	2000000c 	.word	0x2000000c
 8003584:	08005678 	.word	0x08005678
 8003588:	08005698 	.word	0x08005698
 800358c:	08005658 	.word	0x08005658

08003590 <quorem>:
 8003590:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003594:	6903      	ldr	r3, [r0, #16]
 8003596:	690c      	ldr	r4, [r1, #16]
 8003598:	4680      	mov	r8, r0
 800359a:	42a3      	cmp	r3, r4
 800359c:	f2c0 8084 	blt.w	80036a8 <quorem+0x118>
 80035a0:	3c01      	subs	r4, #1
 80035a2:	f101 0714 	add.w	r7, r1, #20
 80035a6:	f100 0614 	add.w	r6, r0, #20
 80035aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80035ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80035b2:	3501      	adds	r5, #1
 80035b4:	fbb0 f5f5 	udiv	r5, r0, r5
 80035b8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80035bc:	eb06 030c 	add.w	r3, r6, ip
 80035c0:	eb07 090c 	add.w	r9, r7, ip
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	b39d      	cbz	r5, 8003630 <quorem+0xa0>
 80035c8:	f04f 0a00 	mov.w	sl, #0
 80035cc:	4638      	mov	r0, r7
 80035ce:	46b6      	mov	lr, r6
 80035d0:	46d3      	mov	fp, sl
 80035d2:	f850 2b04 	ldr.w	r2, [r0], #4
 80035d6:	b293      	uxth	r3, r2
 80035d8:	fb05 a303 	mla	r3, r5, r3, sl
 80035dc:	0c12      	lsrs	r2, r2, #16
 80035de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80035e2:	fb05 a202 	mla	r2, r5, r2, sl
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	ebab 0303 	sub.w	r3, fp, r3
 80035ec:	f8de b000 	ldr.w	fp, [lr]
 80035f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80035f4:	fa1f fb8b 	uxth.w	fp, fp
 80035f8:	445b      	add	r3, fp
 80035fa:	fa1f fb82 	uxth.w	fp, r2
 80035fe:	f8de 2000 	ldr.w	r2, [lr]
 8003602:	4581      	cmp	r9, r0
 8003604:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003608:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800360c:	b29b      	uxth	r3, r3
 800360e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003612:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003616:	f84e 3b04 	str.w	r3, [lr], #4
 800361a:	d2da      	bcs.n	80035d2 <quorem+0x42>
 800361c:	f856 300c 	ldr.w	r3, [r6, ip]
 8003620:	b933      	cbnz	r3, 8003630 <quorem+0xa0>
 8003622:	9b01      	ldr	r3, [sp, #4]
 8003624:	3b04      	subs	r3, #4
 8003626:	429e      	cmp	r6, r3
 8003628:	461a      	mov	r2, r3
 800362a:	d331      	bcc.n	8003690 <quorem+0x100>
 800362c:	f8c8 4010 	str.w	r4, [r8, #16]
 8003630:	4640      	mov	r0, r8
 8003632:	f001 fa07 	bl	8004a44 <__mcmp>
 8003636:	2800      	cmp	r0, #0
 8003638:	db26      	blt.n	8003688 <quorem+0xf8>
 800363a:	4630      	mov	r0, r6
 800363c:	f04f 0c00 	mov.w	ip, #0
 8003640:	3501      	adds	r5, #1
 8003642:	f857 1b04 	ldr.w	r1, [r7], #4
 8003646:	f8d0 e000 	ldr.w	lr, [r0]
 800364a:	b28b      	uxth	r3, r1
 800364c:	ebac 0303 	sub.w	r3, ip, r3
 8003650:	fa1f f28e 	uxth.w	r2, lr
 8003654:	4413      	add	r3, r2
 8003656:	0c0a      	lsrs	r2, r1, #16
 8003658:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800365c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003660:	b29b      	uxth	r3, r3
 8003662:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003666:	45b9      	cmp	r9, r7
 8003668:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800366c:	f840 3b04 	str.w	r3, [r0], #4
 8003670:	d2e7      	bcs.n	8003642 <quorem+0xb2>
 8003672:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003676:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800367a:	b92a      	cbnz	r2, 8003688 <quorem+0xf8>
 800367c:	3b04      	subs	r3, #4
 800367e:	429e      	cmp	r6, r3
 8003680:	461a      	mov	r2, r3
 8003682:	d30b      	bcc.n	800369c <quorem+0x10c>
 8003684:	f8c8 4010 	str.w	r4, [r8, #16]
 8003688:	4628      	mov	r0, r5
 800368a:	b003      	add	sp, #12
 800368c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	3b04      	subs	r3, #4
 8003694:	2a00      	cmp	r2, #0
 8003696:	d1c9      	bne.n	800362c <quorem+0x9c>
 8003698:	3c01      	subs	r4, #1
 800369a:	e7c4      	b.n	8003626 <quorem+0x96>
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	3b04      	subs	r3, #4
 80036a0:	2a00      	cmp	r2, #0
 80036a2:	d1ef      	bne.n	8003684 <quorem+0xf4>
 80036a4:	3c01      	subs	r4, #1
 80036a6:	e7ea      	b.n	800367e <quorem+0xee>
 80036a8:	2000      	movs	r0, #0
 80036aa:	e7ee      	b.n	800368a <quorem+0xfa>
 80036ac:	0000      	movs	r0, r0
	...

080036b0 <_dtoa_r>:
 80036b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b4:	4616      	mov	r6, r2
 80036b6:	461f      	mov	r7, r3
 80036b8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80036ba:	b095      	sub	sp, #84	; 0x54
 80036bc:	4604      	mov	r4, r0
 80036be:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80036c2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80036c6:	b93d      	cbnz	r5, 80036d8 <_dtoa_r+0x28>
 80036c8:	2010      	movs	r0, #16
 80036ca:	f000 ff91 	bl	80045f0 <malloc>
 80036ce:	6260      	str	r0, [r4, #36]	; 0x24
 80036d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80036d4:	6005      	str	r5, [r0, #0]
 80036d6:	60c5      	str	r5, [r0, #12]
 80036d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036da:	6819      	ldr	r1, [r3, #0]
 80036dc:	b151      	cbz	r1, 80036f4 <_dtoa_r+0x44>
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	2301      	movs	r3, #1
 80036e2:	4093      	lsls	r3, r2
 80036e4:	604a      	str	r2, [r1, #4]
 80036e6:	608b      	str	r3, [r1, #8]
 80036e8:	4620      	mov	r0, r4
 80036ea:	f000 ffcb 	bl	8004684 <_Bfree>
 80036ee:	2200      	movs	r2, #0
 80036f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	1e3b      	subs	r3, r7, #0
 80036f6:	bfaf      	iteee	ge
 80036f8:	2300      	movge	r3, #0
 80036fa:	2201      	movlt	r2, #1
 80036fc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003700:	9303      	strlt	r3, [sp, #12]
 8003702:	bfac      	ite	ge
 8003704:	f8c8 3000 	strge.w	r3, [r8]
 8003708:	f8c8 2000 	strlt.w	r2, [r8]
 800370c:	4bae      	ldr	r3, [pc, #696]	; (80039c8 <_dtoa_r+0x318>)
 800370e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003712:	ea33 0308 	bics.w	r3, r3, r8
 8003716:	d11b      	bne.n	8003750 <_dtoa_r+0xa0>
 8003718:	f242 730f 	movw	r3, #9999	; 0x270f
 800371c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800371e:	6013      	str	r3, [r2, #0]
 8003720:	9b02      	ldr	r3, [sp, #8]
 8003722:	b923      	cbnz	r3, 800372e <_dtoa_r+0x7e>
 8003724:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003728:	2800      	cmp	r0, #0
 800372a:	f000 8545 	beq.w	80041b8 <_dtoa_r+0xb08>
 800372e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003730:	b953      	cbnz	r3, 8003748 <_dtoa_r+0x98>
 8003732:	4ba6      	ldr	r3, [pc, #664]	; (80039cc <_dtoa_r+0x31c>)
 8003734:	e021      	b.n	800377a <_dtoa_r+0xca>
 8003736:	4ba6      	ldr	r3, [pc, #664]	; (80039d0 <_dtoa_r+0x320>)
 8003738:	9306      	str	r3, [sp, #24]
 800373a:	3308      	adds	r3, #8
 800373c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	9806      	ldr	r0, [sp, #24]
 8003742:	b015      	add	sp, #84	; 0x54
 8003744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003748:	4ba0      	ldr	r3, [pc, #640]	; (80039cc <_dtoa_r+0x31c>)
 800374a:	9306      	str	r3, [sp, #24]
 800374c:	3303      	adds	r3, #3
 800374e:	e7f5      	b.n	800373c <_dtoa_r+0x8c>
 8003750:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003754:	2200      	movs	r2, #0
 8003756:	2300      	movs	r3, #0
 8003758:	4630      	mov	r0, r6
 800375a:	4639      	mov	r1, r7
 800375c:	f7fd f924 	bl	80009a8 <__aeabi_dcmpeq>
 8003760:	4682      	mov	sl, r0
 8003762:	b160      	cbz	r0, 800377e <_dtoa_r+0xce>
 8003764:	2301      	movs	r3, #1
 8003766:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003768:	6013      	str	r3, [r2, #0]
 800376a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 8520 	beq.w	80041b2 <_dtoa_r+0xb02>
 8003772:	4b98      	ldr	r3, [pc, #608]	; (80039d4 <_dtoa_r+0x324>)
 8003774:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	3b01      	subs	r3, #1
 800377a:	9306      	str	r3, [sp, #24]
 800377c:	e7e0      	b.n	8003740 <_dtoa_r+0x90>
 800377e:	ab12      	add	r3, sp, #72	; 0x48
 8003780:	9301      	str	r3, [sp, #4]
 8003782:	ab13      	add	r3, sp, #76	; 0x4c
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	4632      	mov	r2, r6
 8003788:	463b      	mov	r3, r7
 800378a:	4620      	mov	r0, r4
 800378c:	f001 f9d2 	bl	8004b34 <__d2b>
 8003790:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003794:	4683      	mov	fp, r0
 8003796:	2d00      	cmp	r5, #0
 8003798:	d07d      	beq.n	8003896 <_dtoa_r+0x1e6>
 800379a:	46b0      	mov	r8, r6
 800379c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80037a0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80037a4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80037a8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80037ac:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80037b0:	2200      	movs	r2, #0
 80037b2:	4b89      	ldr	r3, [pc, #548]	; (80039d8 <_dtoa_r+0x328>)
 80037b4:	4640      	mov	r0, r8
 80037b6:	4649      	mov	r1, r9
 80037b8:	f7fc fcd6 	bl	8000168 <__aeabi_dsub>
 80037bc:	a37c      	add	r3, pc, #496	; (adr r3, 80039b0 <_dtoa_r+0x300>)
 80037be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c2:	f7fc fe89 	bl	80004d8 <__aeabi_dmul>
 80037c6:	a37c      	add	r3, pc, #496	; (adr r3, 80039b8 <_dtoa_r+0x308>)
 80037c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037cc:	f7fc fcce 	bl	800016c <__adddf3>
 80037d0:	4606      	mov	r6, r0
 80037d2:	4628      	mov	r0, r5
 80037d4:	460f      	mov	r7, r1
 80037d6:	f7fc fe15 	bl	8000404 <__aeabi_i2d>
 80037da:	a379      	add	r3, pc, #484	; (adr r3, 80039c0 <_dtoa_r+0x310>)
 80037dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e0:	f7fc fe7a 	bl	80004d8 <__aeabi_dmul>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4630      	mov	r0, r6
 80037ea:	4639      	mov	r1, r7
 80037ec:	f7fc fcbe 	bl	800016c <__adddf3>
 80037f0:	4606      	mov	r6, r0
 80037f2:	460f      	mov	r7, r1
 80037f4:	f7fd f920 	bl	8000a38 <__aeabi_d2iz>
 80037f8:	2200      	movs	r2, #0
 80037fa:	4682      	mov	sl, r0
 80037fc:	2300      	movs	r3, #0
 80037fe:	4630      	mov	r0, r6
 8003800:	4639      	mov	r1, r7
 8003802:	f7fd f8db 	bl	80009bc <__aeabi_dcmplt>
 8003806:	b148      	cbz	r0, 800381c <_dtoa_r+0x16c>
 8003808:	4650      	mov	r0, sl
 800380a:	f7fc fdfb 	bl	8000404 <__aeabi_i2d>
 800380e:	4632      	mov	r2, r6
 8003810:	463b      	mov	r3, r7
 8003812:	f7fd f8c9 	bl	80009a8 <__aeabi_dcmpeq>
 8003816:	b908      	cbnz	r0, 800381c <_dtoa_r+0x16c>
 8003818:	f10a 3aff 	add.w	sl, sl, #4294967295
 800381c:	f1ba 0f16 	cmp.w	sl, #22
 8003820:	d85a      	bhi.n	80038d8 <_dtoa_r+0x228>
 8003822:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003826:	496d      	ldr	r1, [pc, #436]	; (80039dc <_dtoa_r+0x32c>)
 8003828:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800382c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003830:	f7fd f8e2 	bl	80009f8 <__aeabi_dcmpgt>
 8003834:	2800      	cmp	r0, #0
 8003836:	d051      	beq.n	80038dc <_dtoa_r+0x22c>
 8003838:	2300      	movs	r3, #0
 800383a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800383e:	930d      	str	r3, [sp, #52]	; 0x34
 8003840:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003842:	1b5d      	subs	r5, r3, r5
 8003844:	1e6b      	subs	r3, r5, #1
 8003846:	9307      	str	r3, [sp, #28]
 8003848:	bf43      	ittte	mi
 800384a:	2300      	movmi	r3, #0
 800384c:	f1c5 0901 	rsbmi	r9, r5, #1
 8003850:	9307      	strmi	r3, [sp, #28]
 8003852:	f04f 0900 	movpl.w	r9, #0
 8003856:	f1ba 0f00 	cmp.w	sl, #0
 800385a:	db41      	blt.n	80038e0 <_dtoa_r+0x230>
 800385c:	9b07      	ldr	r3, [sp, #28]
 800385e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8003862:	4453      	add	r3, sl
 8003864:	9307      	str	r3, [sp, #28]
 8003866:	2300      	movs	r3, #0
 8003868:	9308      	str	r3, [sp, #32]
 800386a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800386c:	2b09      	cmp	r3, #9
 800386e:	f200 808f 	bhi.w	8003990 <_dtoa_r+0x2e0>
 8003872:	2b05      	cmp	r3, #5
 8003874:	bfc4      	itt	gt
 8003876:	3b04      	subgt	r3, #4
 8003878:	931e      	strgt	r3, [sp, #120]	; 0x78
 800387a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800387c:	bfc8      	it	gt
 800387e:	2500      	movgt	r5, #0
 8003880:	f1a3 0302 	sub.w	r3, r3, #2
 8003884:	bfd8      	it	le
 8003886:	2501      	movle	r5, #1
 8003888:	2b03      	cmp	r3, #3
 800388a:	f200 808d 	bhi.w	80039a8 <_dtoa_r+0x2f8>
 800388e:	e8df f003 	tbb	[pc, r3]
 8003892:	7d7b      	.short	0x7d7b
 8003894:	6f2f      	.short	0x6f2f
 8003896:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800389a:	441d      	add	r5, r3
 800389c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80038a0:	2820      	cmp	r0, #32
 80038a2:	dd13      	ble.n	80038cc <_dtoa_r+0x21c>
 80038a4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80038a8:	9b02      	ldr	r3, [sp, #8]
 80038aa:	fa08 f800 	lsl.w	r8, r8, r0
 80038ae:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80038b2:	fa23 f000 	lsr.w	r0, r3, r0
 80038b6:	ea48 0000 	orr.w	r0, r8, r0
 80038ba:	f7fc fd93 	bl	80003e4 <__aeabi_ui2d>
 80038be:	2301      	movs	r3, #1
 80038c0:	4680      	mov	r8, r0
 80038c2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80038c6:	3d01      	subs	r5, #1
 80038c8:	9310      	str	r3, [sp, #64]	; 0x40
 80038ca:	e771      	b.n	80037b0 <_dtoa_r+0x100>
 80038cc:	9b02      	ldr	r3, [sp, #8]
 80038ce:	f1c0 0020 	rsb	r0, r0, #32
 80038d2:	fa03 f000 	lsl.w	r0, r3, r0
 80038d6:	e7f0      	b.n	80038ba <_dtoa_r+0x20a>
 80038d8:	2301      	movs	r3, #1
 80038da:	e7b0      	b.n	800383e <_dtoa_r+0x18e>
 80038dc:	900d      	str	r0, [sp, #52]	; 0x34
 80038de:	e7af      	b.n	8003840 <_dtoa_r+0x190>
 80038e0:	f1ca 0300 	rsb	r3, sl, #0
 80038e4:	9308      	str	r3, [sp, #32]
 80038e6:	2300      	movs	r3, #0
 80038e8:	eba9 090a 	sub.w	r9, r9, sl
 80038ec:	930c      	str	r3, [sp, #48]	; 0x30
 80038ee:	e7bc      	b.n	800386a <_dtoa_r+0x1ba>
 80038f0:	2301      	movs	r3, #1
 80038f2:	9309      	str	r3, [sp, #36]	; 0x24
 80038f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	dd74      	ble.n	80039e4 <_dtoa_r+0x334>
 80038fa:	4698      	mov	r8, r3
 80038fc:	9304      	str	r3, [sp, #16]
 80038fe:	2200      	movs	r2, #0
 8003900:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003902:	6072      	str	r2, [r6, #4]
 8003904:	2204      	movs	r2, #4
 8003906:	f102 0014 	add.w	r0, r2, #20
 800390a:	4298      	cmp	r0, r3
 800390c:	6871      	ldr	r1, [r6, #4]
 800390e:	d96e      	bls.n	80039ee <_dtoa_r+0x33e>
 8003910:	4620      	mov	r0, r4
 8003912:	f000 fe83 	bl	800461c <_Balloc>
 8003916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003918:	6030      	str	r0, [r6, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f1b8 0f0e 	cmp.w	r8, #14
 8003920:	9306      	str	r3, [sp, #24]
 8003922:	f200 80ed 	bhi.w	8003b00 <_dtoa_r+0x450>
 8003926:	2d00      	cmp	r5, #0
 8003928:	f000 80ea 	beq.w	8003b00 <_dtoa_r+0x450>
 800392c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003930:	f1ba 0f00 	cmp.w	sl, #0
 8003934:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003938:	dd77      	ble.n	8003a2a <_dtoa_r+0x37a>
 800393a:	4a28      	ldr	r2, [pc, #160]	; (80039dc <_dtoa_r+0x32c>)
 800393c:	f00a 030f 	and.w	r3, sl, #15
 8003940:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003944:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003948:	06f0      	lsls	r0, r6, #27
 800394a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003952:	d568      	bpl.n	8003a26 <_dtoa_r+0x376>
 8003954:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003958:	4b21      	ldr	r3, [pc, #132]	; (80039e0 <_dtoa_r+0x330>)
 800395a:	2503      	movs	r5, #3
 800395c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003960:	f7fc fee4 	bl	800072c <__aeabi_ddiv>
 8003964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003968:	f006 060f 	and.w	r6, r6, #15
 800396c:	4f1c      	ldr	r7, [pc, #112]	; (80039e0 <_dtoa_r+0x330>)
 800396e:	e04f      	b.n	8003a10 <_dtoa_r+0x360>
 8003970:	2301      	movs	r3, #1
 8003972:	9309      	str	r3, [sp, #36]	; 0x24
 8003974:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003976:	4453      	add	r3, sl
 8003978:	f103 0801 	add.w	r8, r3, #1
 800397c:	9304      	str	r3, [sp, #16]
 800397e:	4643      	mov	r3, r8
 8003980:	2b01      	cmp	r3, #1
 8003982:	bfb8      	it	lt
 8003984:	2301      	movlt	r3, #1
 8003986:	e7ba      	b.n	80038fe <_dtoa_r+0x24e>
 8003988:	2300      	movs	r3, #0
 800398a:	e7b2      	b.n	80038f2 <_dtoa_r+0x242>
 800398c:	2300      	movs	r3, #0
 800398e:	e7f0      	b.n	8003972 <_dtoa_r+0x2c2>
 8003990:	2501      	movs	r5, #1
 8003992:	2300      	movs	r3, #0
 8003994:	9509      	str	r5, [sp, #36]	; 0x24
 8003996:	931e      	str	r3, [sp, #120]	; 0x78
 8003998:	f04f 33ff 	mov.w	r3, #4294967295
 800399c:	2200      	movs	r2, #0
 800399e:	9304      	str	r3, [sp, #16]
 80039a0:	4698      	mov	r8, r3
 80039a2:	2312      	movs	r3, #18
 80039a4:	921f      	str	r2, [sp, #124]	; 0x7c
 80039a6:	e7aa      	b.n	80038fe <_dtoa_r+0x24e>
 80039a8:	2301      	movs	r3, #1
 80039aa:	9309      	str	r3, [sp, #36]	; 0x24
 80039ac:	e7f4      	b.n	8003998 <_dtoa_r+0x2e8>
 80039ae:	bf00      	nop
 80039b0:	636f4361 	.word	0x636f4361
 80039b4:	3fd287a7 	.word	0x3fd287a7
 80039b8:	8b60c8b3 	.word	0x8b60c8b3
 80039bc:	3fc68a28 	.word	0x3fc68a28
 80039c0:	509f79fb 	.word	0x509f79fb
 80039c4:	3fd34413 	.word	0x3fd34413
 80039c8:	7ff00000 	.word	0x7ff00000
 80039cc:	08005651 	.word	0x08005651
 80039d0:	08005648 	.word	0x08005648
 80039d4:	08005625 	.word	0x08005625
 80039d8:	3ff80000 	.word	0x3ff80000
 80039dc:	080056e0 	.word	0x080056e0
 80039e0:	080056b8 	.word	0x080056b8
 80039e4:	2301      	movs	r3, #1
 80039e6:	9304      	str	r3, [sp, #16]
 80039e8:	4698      	mov	r8, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	e7da      	b.n	80039a4 <_dtoa_r+0x2f4>
 80039ee:	3101      	adds	r1, #1
 80039f0:	6071      	str	r1, [r6, #4]
 80039f2:	0052      	lsls	r2, r2, #1
 80039f4:	e787      	b.n	8003906 <_dtoa_r+0x256>
 80039f6:	07f1      	lsls	r1, r6, #31
 80039f8:	d508      	bpl.n	8003a0c <_dtoa_r+0x35c>
 80039fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80039fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a02:	f7fc fd69 	bl	80004d8 <__aeabi_dmul>
 8003a06:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003a0a:	3501      	adds	r5, #1
 8003a0c:	1076      	asrs	r6, r6, #1
 8003a0e:	3708      	adds	r7, #8
 8003a10:	2e00      	cmp	r6, #0
 8003a12:	d1f0      	bne.n	80039f6 <_dtoa_r+0x346>
 8003a14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003a18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a1c:	f7fc fe86 	bl	800072c <__aeabi_ddiv>
 8003a20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a24:	e01b      	b.n	8003a5e <_dtoa_r+0x3ae>
 8003a26:	2502      	movs	r5, #2
 8003a28:	e7a0      	b.n	800396c <_dtoa_r+0x2bc>
 8003a2a:	f000 80a4 	beq.w	8003b76 <_dtoa_r+0x4c6>
 8003a2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003a32:	f1ca 0600 	rsb	r6, sl, #0
 8003a36:	4ba0      	ldr	r3, [pc, #640]	; (8003cb8 <_dtoa_r+0x608>)
 8003a38:	f006 020f 	and.w	r2, r6, #15
 8003a3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f7fc fd48 	bl	80004d8 <__aeabi_dmul>
 8003a48:	2502      	movs	r5, #2
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a50:	4f9a      	ldr	r7, [pc, #616]	; (8003cbc <_dtoa_r+0x60c>)
 8003a52:	1136      	asrs	r6, r6, #4
 8003a54:	2e00      	cmp	r6, #0
 8003a56:	f040 8083 	bne.w	8003b60 <_dtoa_r+0x4b0>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1e0      	bne.n	8003a20 <_dtoa_r+0x370>
 8003a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 808a 	beq.w	8003b7a <_dtoa_r+0x4ca>
 8003a66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a6a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003a6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a72:	2200      	movs	r2, #0
 8003a74:	4b92      	ldr	r3, [pc, #584]	; (8003cc0 <_dtoa_r+0x610>)
 8003a76:	f7fc ffa1 	bl	80009bc <__aeabi_dcmplt>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d07d      	beq.n	8003b7a <_dtoa_r+0x4ca>
 8003a7e:	f1b8 0f00 	cmp.w	r8, #0
 8003a82:	d07a      	beq.n	8003b7a <_dtoa_r+0x4ca>
 8003a84:	9b04      	ldr	r3, [sp, #16]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	dd36      	ble.n	8003af8 <_dtoa_r+0x448>
 8003a8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a8e:	2200      	movs	r2, #0
 8003a90:	4b8c      	ldr	r3, [pc, #560]	; (8003cc4 <_dtoa_r+0x614>)
 8003a92:	f7fc fd21 	bl	80004d8 <__aeabi_dmul>
 8003a96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a9a:	9e04      	ldr	r6, [sp, #16]
 8003a9c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8003aa0:	3501      	adds	r5, #1
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f7fc fcae 	bl	8000404 <__aeabi_i2d>
 8003aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003aac:	f7fc fd14 	bl	80004d8 <__aeabi_dmul>
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	4b85      	ldr	r3, [pc, #532]	; (8003cc8 <_dtoa_r+0x618>)
 8003ab4:	f7fc fb5a 	bl	800016c <__adddf3>
 8003ab8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8003abc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003ac0:	950b      	str	r5, [sp, #44]	; 0x2c
 8003ac2:	2e00      	cmp	r6, #0
 8003ac4:	d15c      	bne.n	8003b80 <_dtoa_r+0x4d0>
 8003ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003aca:	2200      	movs	r2, #0
 8003acc:	4b7f      	ldr	r3, [pc, #508]	; (8003ccc <_dtoa_r+0x61c>)
 8003ace:	f7fc fb4b 	bl	8000168 <__aeabi_dsub>
 8003ad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003ad4:	462b      	mov	r3, r5
 8003ad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ada:	f7fc ff8d 	bl	80009f8 <__aeabi_dcmpgt>
 8003ade:	2800      	cmp	r0, #0
 8003ae0:	f040 8281 	bne.w	8003fe6 <_dtoa_r+0x936>
 8003ae4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003aea:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003aee:	f7fc ff65 	bl	80009bc <__aeabi_dcmplt>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	f040 8275 	bne.w	8003fe2 <_dtoa_r+0x932>
 8003af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003afc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f2c0 814b 	blt.w	8003d9e <_dtoa_r+0x6ee>
 8003b08:	f1ba 0f0e 	cmp.w	sl, #14
 8003b0c:	f300 8147 	bgt.w	8003d9e <_dtoa_r+0x6ee>
 8003b10:	4b69      	ldr	r3, [pc, #420]	; (8003cb8 <_dtoa_r+0x608>)
 8003b12:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f280 80d7 	bge.w	8003cd4 <_dtoa_r+0x624>
 8003b26:	f1b8 0f00 	cmp.w	r8, #0
 8003b2a:	f300 80d3 	bgt.w	8003cd4 <_dtoa_r+0x624>
 8003b2e:	f040 8257 	bne.w	8003fe0 <_dtoa_r+0x930>
 8003b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b36:	2200      	movs	r2, #0
 8003b38:	4b64      	ldr	r3, [pc, #400]	; (8003ccc <_dtoa_r+0x61c>)
 8003b3a:	f7fc fccd 	bl	80004d8 <__aeabi_dmul>
 8003b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b42:	f7fc ff4f 	bl	80009e4 <__aeabi_dcmpge>
 8003b46:	4646      	mov	r6, r8
 8003b48:	4647      	mov	r7, r8
 8003b4a:	2800      	cmp	r0, #0
 8003b4c:	f040 822d 	bne.w	8003faa <_dtoa_r+0x8fa>
 8003b50:	9b06      	ldr	r3, [sp, #24]
 8003b52:	9a06      	ldr	r2, [sp, #24]
 8003b54:	1c5d      	adds	r5, r3, #1
 8003b56:	2331      	movs	r3, #49	; 0x31
 8003b58:	f10a 0a01 	add.w	sl, sl, #1
 8003b5c:	7013      	strb	r3, [r2, #0]
 8003b5e:	e228      	b.n	8003fb2 <_dtoa_r+0x902>
 8003b60:	07f2      	lsls	r2, r6, #31
 8003b62:	d505      	bpl.n	8003b70 <_dtoa_r+0x4c0>
 8003b64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b68:	f7fc fcb6 	bl	80004d8 <__aeabi_dmul>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	3501      	adds	r5, #1
 8003b70:	1076      	asrs	r6, r6, #1
 8003b72:	3708      	adds	r7, #8
 8003b74:	e76e      	b.n	8003a54 <_dtoa_r+0x3a4>
 8003b76:	2502      	movs	r5, #2
 8003b78:	e771      	b.n	8003a5e <_dtoa_r+0x3ae>
 8003b7a:	4657      	mov	r7, sl
 8003b7c:	4646      	mov	r6, r8
 8003b7e:	e790      	b.n	8003aa2 <_dtoa_r+0x3f2>
 8003b80:	4b4d      	ldr	r3, [pc, #308]	; (8003cb8 <_dtoa_r+0x608>)
 8003b82:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003b86:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8003b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d048      	beq.n	8003c22 <_dtoa_r+0x572>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	2000      	movs	r0, #0
 8003b96:	494e      	ldr	r1, [pc, #312]	; (8003cd0 <_dtoa_r+0x620>)
 8003b98:	f7fc fdc8 	bl	800072c <__aeabi_ddiv>
 8003b9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003ba0:	f7fc fae2 	bl	8000168 <__aeabi_dsub>
 8003ba4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003ba8:	9d06      	ldr	r5, [sp, #24]
 8003baa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bae:	f7fc ff43 	bl	8000a38 <__aeabi_d2iz>
 8003bb2:	9011      	str	r0, [sp, #68]	; 0x44
 8003bb4:	f7fc fc26 	bl	8000404 <__aeabi_i2d>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bc0:	f7fc fad2 	bl	8000168 <__aeabi_dsub>
 8003bc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003bc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bca:	3330      	adds	r3, #48	; 0x30
 8003bcc:	f805 3b01 	strb.w	r3, [r5], #1
 8003bd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003bd4:	f7fc fef2 	bl	80009bc <__aeabi_dcmplt>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	d163      	bne.n	8003ca4 <_dtoa_r+0x5f4>
 8003bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003be0:	2000      	movs	r0, #0
 8003be2:	4937      	ldr	r1, [pc, #220]	; (8003cc0 <_dtoa_r+0x610>)
 8003be4:	f7fc fac0 	bl	8000168 <__aeabi_dsub>
 8003be8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003bec:	f7fc fee6 	bl	80009bc <__aeabi_dcmplt>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	f040 80b5 	bne.w	8003d60 <_dtoa_r+0x6b0>
 8003bf6:	9b06      	ldr	r3, [sp, #24]
 8003bf8:	1aeb      	subs	r3, r5, r3
 8003bfa:	429e      	cmp	r6, r3
 8003bfc:	f77f af7c 	ble.w	8003af8 <_dtoa_r+0x448>
 8003c00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003c04:	2200      	movs	r2, #0
 8003c06:	4b2f      	ldr	r3, [pc, #188]	; (8003cc4 <_dtoa_r+0x614>)
 8003c08:	f7fc fc66 	bl	80004d8 <__aeabi_dmul>
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c16:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <_dtoa_r+0x614>)
 8003c18:	f7fc fc5e 	bl	80004d8 <__aeabi_dmul>
 8003c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c20:	e7c3      	b.n	8003baa <_dtoa_r+0x4fa>
 8003c22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c26:	f7fc fc57 	bl	80004d8 <__aeabi_dmul>
 8003c2a:	9b06      	ldr	r3, [sp, #24]
 8003c2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c30:	199d      	adds	r5, r3, r6
 8003c32:	461e      	mov	r6, r3
 8003c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c38:	f7fc fefe 	bl	8000a38 <__aeabi_d2iz>
 8003c3c:	9011      	str	r0, [sp, #68]	; 0x44
 8003c3e:	f7fc fbe1 	bl	8000404 <__aeabi_i2d>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c4a:	f7fc fa8d 	bl	8000168 <__aeabi_dsub>
 8003c4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c54:	3330      	adds	r3, #48	; 0x30
 8003c56:	f806 3b01 	strb.w	r3, [r6], #1
 8003c5a:	42ae      	cmp	r6, r5
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	d124      	bne.n	8003cac <_dtoa_r+0x5fc>
 8003c62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003c66:	4b1a      	ldr	r3, [pc, #104]	; (8003cd0 <_dtoa_r+0x620>)
 8003c68:	f7fc fa80 	bl	800016c <__adddf3>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c74:	f7fc fec0 	bl	80009f8 <__aeabi_dcmpgt>
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	d171      	bne.n	8003d60 <_dtoa_r+0x6b0>
 8003c7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c80:	2000      	movs	r0, #0
 8003c82:	4913      	ldr	r1, [pc, #76]	; (8003cd0 <_dtoa_r+0x620>)
 8003c84:	f7fc fa70 	bl	8000168 <__aeabi_dsub>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c90:	f7fc fe94 	bl	80009bc <__aeabi_dcmplt>
 8003c94:	2800      	cmp	r0, #0
 8003c96:	f43f af2f 	beq.w	8003af8 <_dtoa_r+0x448>
 8003c9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c9e:	1e6a      	subs	r2, r5, #1
 8003ca0:	2b30      	cmp	r3, #48	; 0x30
 8003ca2:	d001      	beq.n	8003ca8 <_dtoa_r+0x5f8>
 8003ca4:	46ba      	mov	sl, r7
 8003ca6:	e04a      	b.n	8003d3e <_dtoa_r+0x68e>
 8003ca8:	4615      	mov	r5, r2
 8003caa:	e7f6      	b.n	8003c9a <_dtoa_r+0x5ea>
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <_dtoa_r+0x614>)
 8003cae:	f7fc fc13 	bl	80004d8 <__aeabi_dmul>
 8003cb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cb6:	e7bd      	b.n	8003c34 <_dtoa_r+0x584>
 8003cb8:	080056e0 	.word	0x080056e0
 8003cbc:	080056b8 	.word	0x080056b8
 8003cc0:	3ff00000 	.word	0x3ff00000
 8003cc4:	40240000 	.word	0x40240000
 8003cc8:	401c0000 	.word	0x401c0000
 8003ccc:	40140000 	.word	0x40140000
 8003cd0:	3fe00000 	.word	0x3fe00000
 8003cd4:	9d06      	ldr	r5, [sp, #24]
 8003cd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cde:	4630      	mov	r0, r6
 8003ce0:	4639      	mov	r1, r7
 8003ce2:	f7fc fd23 	bl	800072c <__aeabi_ddiv>
 8003ce6:	f7fc fea7 	bl	8000a38 <__aeabi_d2iz>
 8003cea:	4681      	mov	r9, r0
 8003cec:	f7fc fb8a 	bl	8000404 <__aeabi_i2d>
 8003cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cf4:	f7fc fbf0 	bl	80004d8 <__aeabi_dmul>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	4639      	mov	r1, r7
 8003d00:	f7fc fa32 	bl	8000168 <__aeabi_dsub>
 8003d04:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8003d08:	f805 6b01 	strb.w	r6, [r5], #1
 8003d0c:	9e06      	ldr	r6, [sp, #24]
 8003d0e:	4602      	mov	r2, r0
 8003d10:	1bae      	subs	r6, r5, r6
 8003d12:	45b0      	cmp	r8, r6
 8003d14:	460b      	mov	r3, r1
 8003d16:	d135      	bne.n	8003d84 <_dtoa_r+0x6d4>
 8003d18:	f7fc fa28 	bl	800016c <__adddf3>
 8003d1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d20:	4606      	mov	r6, r0
 8003d22:	460f      	mov	r7, r1
 8003d24:	f7fc fe68 	bl	80009f8 <__aeabi_dcmpgt>
 8003d28:	b9c8      	cbnz	r0, 8003d5e <_dtoa_r+0x6ae>
 8003d2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d2e:	4630      	mov	r0, r6
 8003d30:	4639      	mov	r1, r7
 8003d32:	f7fc fe39 	bl	80009a8 <__aeabi_dcmpeq>
 8003d36:	b110      	cbz	r0, 8003d3e <_dtoa_r+0x68e>
 8003d38:	f019 0f01 	tst.w	r9, #1
 8003d3c:	d10f      	bne.n	8003d5e <_dtoa_r+0x6ae>
 8003d3e:	4659      	mov	r1, fp
 8003d40:	4620      	mov	r0, r4
 8003d42:	f000 fc9f 	bl	8004684 <_Bfree>
 8003d46:	2300      	movs	r3, #0
 8003d48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d4a:	702b      	strb	r3, [r5, #0]
 8003d4c:	f10a 0301 	add.w	r3, sl, #1
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f43f acf3 	beq.w	8003740 <_dtoa_r+0x90>
 8003d5a:	601d      	str	r5, [r3, #0]
 8003d5c:	e4f0      	b.n	8003740 <_dtoa_r+0x90>
 8003d5e:	4657      	mov	r7, sl
 8003d60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003d64:	1e6b      	subs	r3, r5, #1
 8003d66:	2a39      	cmp	r2, #57	; 0x39
 8003d68:	d106      	bne.n	8003d78 <_dtoa_r+0x6c8>
 8003d6a:	9a06      	ldr	r2, [sp, #24]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d107      	bne.n	8003d80 <_dtoa_r+0x6d0>
 8003d70:	2330      	movs	r3, #48	; 0x30
 8003d72:	7013      	strb	r3, [r2, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	3701      	adds	r7, #1
 8003d78:	781a      	ldrb	r2, [r3, #0]
 8003d7a:	3201      	adds	r2, #1
 8003d7c:	701a      	strb	r2, [r3, #0]
 8003d7e:	e791      	b.n	8003ca4 <_dtoa_r+0x5f4>
 8003d80:	461d      	mov	r5, r3
 8003d82:	e7ed      	b.n	8003d60 <_dtoa_r+0x6b0>
 8003d84:	2200      	movs	r2, #0
 8003d86:	4b99      	ldr	r3, [pc, #612]	; (8003fec <_dtoa_r+0x93c>)
 8003d88:	f7fc fba6 	bl	80004d8 <__aeabi_dmul>
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	2300      	movs	r3, #0
 8003d90:	4606      	mov	r6, r0
 8003d92:	460f      	mov	r7, r1
 8003d94:	f7fc fe08 	bl	80009a8 <__aeabi_dcmpeq>
 8003d98:	2800      	cmp	r0, #0
 8003d9a:	d09e      	beq.n	8003cda <_dtoa_r+0x62a>
 8003d9c:	e7cf      	b.n	8003d3e <_dtoa_r+0x68e>
 8003d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003da0:	2a00      	cmp	r2, #0
 8003da2:	f000 8088 	beq.w	8003eb6 <_dtoa_r+0x806>
 8003da6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003da8:	2a01      	cmp	r2, #1
 8003daa:	dc6d      	bgt.n	8003e88 <_dtoa_r+0x7d8>
 8003dac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003dae:	2a00      	cmp	r2, #0
 8003db0:	d066      	beq.n	8003e80 <_dtoa_r+0x7d0>
 8003db2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003db6:	464d      	mov	r5, r9
 8003db8:	9e08      	ldr	r6, [sp, #32]
 8003dba:	9a07      	ldr	r2, [sp, #28]
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	441a      	add	r2, r3
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	4499      	add	r9, r3
 8003dc4:	9207      	str	r2, [sp, #28]
 8003dc6:	f000 fcfd 	bl	80047c4 <__i2b>
 8003dca:	4607      	mov	r7, r0
 8003dcc:	2d00      	cmp	r5, #0
 8003dce:	dd0b      	ble.n	8003de8 <_dtoa_r+0x738>
 8003dd0:	9b07      	ldr	r3, [sp, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	dd08      	ble.n	8003de8 <_dtoa_r+0x738>
 8003dd6:	42ab      	cmp	r3, r5
 8003dd8:	bfa8      	it	ge
 8003dda:	462b      	movge	r3, r5
 8003ddc:	9a07      	ldr	r2, [sp, #28]
 8003dde:	eba9 0903 	sub.w	r9, r9, r3
 8003de2:	1aed      	subs	r5, r5, r3
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	9307      	str	r3, [sp, #28]
 8003de8:	9b08      	ldr	r3, [sp, #32]
 8003dea:	b1eb      	cbz	r3, 8003e28 <_dtoa_r+0x778>
 8003dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d065      	beq.n	8003ebe <_dtoa_r+0x80e>
 8003df2:	b18e      	cbz	r6, 8003e18 <_dtoa_r+0x768>
 8003df4:	4639      	mov	r1, r7
 8003df6:	4632      	mov	r2, r6
 8003df8:	4620      	mov	r0, r4
 8003dfa:	f000 fd81 	bl	8004900 <__pow5mult>
 8003dfe:	465a      	mov	r2, fp
 8003e00:	4601      	mov	r1, r0
 8003e02:	4607      	mov	r7, r0
 8003e04:	4620      	mov	r0, r4
 8003e06:	f000 fce6 	bl	80047d6 <__multiply>
 8003e0a:	4659      	mov	r1, fp
 8003e0c:	900a      	str	r0, [sp, #40]	; 0x28
 8003e0e:	4620      	mov	r0, r4
 8003e10:	f000 fc38 	bl	8004684 <_Bfree>
 8003e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e16:	469b      	mov	fp, r3
 8003e18:	9b08      	ldr	r3, [sp, #32]
 8003e1a:	1b9a      	subs	r2, r3, r6
 8003e1c:	d004      	beq.n	8003e28 <_dtoa_r+0x778>
 8003e1e:	4659      	mov	r1, fp
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fd6d 	bl	8004900 <__pow5mult>
 8003e26:	4683      	mov	fp, r0
 8003e28:	2101      	movs	r1, #1
 8003e2a:	4620      	mov	r0, r4
 8003e2c:	f000 fcca 	bl	80047c4 <__i2b>
 8003e30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e32:	4606      	mov	r6, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 81c6 	beq.w	80041c6 <_dtoa_r+0xb16>
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	4601      	mov	r1, r0
 8003e3e:	4620      	mov	r0, r4
 8003e40:	f000 fd5e 	bl	8004900 <__pow5mult>
 8003e44:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003e46:	4606      	mov	r6, r0
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	dc3e      	bgt.n	8003eca <_dtoa_r+0x81a>
 8003e4c:	9b02      	ldr	r3, [sp, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d137      	bne.n	8003ec2 <_dtoa_r+0x812>
 8003e52:	9b03      	ldr	r3, [sp, #12]
 8003e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d134      	bne.n	8003ec6 <_dtoa_r+0x816>
 8003e5c:	9b03      	ldr	r3, [sp, #12]
 8003e5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e62:	0d1b      	lsrs	r3, r3, #20
 8003e64:	051b      	lsls	r3, r3, #20
 8003e66:	b12b      	cbz	r3, 8003e74 <_dtoa_r+0x7c4>
 8003e68:	9b07      	ldr	r3, [sp, #28]
 8003e6a:	f109 0901 	add.w	r9, r9, #1
 8003e6e:	3301      	adds	r3, #1
 8003e70:	9307      	str	r3, [sp, #28]
 8003e72:	2301      	movs	r3, #1
 8003e74:	9308      	str	r3, [sp, #32]
 8003e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d128      	bne.n	8003ece <_dtoa_r+0x81e>
 8003e7c:	2001      	movs	r0, #1
 8003e7e:	e02e      	b.n	8003ede <_dtoa_r+0x82e>
 8003e80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003e82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003e86:	e796      	b.n	8003db6 <_dtoa_r+0x706>
 8003e88:	9b08      	ldr	r3, [sp, #32]
 8003e8a:	f108 36ff 	add.w	r6, r8, #4294967295
 8003e8e:	42b3      	cmp	r3, r6
 8003e90:	bfb7      	itett	lt
 8003e92:	9b08      	ldrlt	r3, [sp, #32]
 8003e94:	1b9e      	subge	r6, r3, r6
 8003e96:	1af2      	sublt	r2, r6, r3
 8003e98:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8003e9a:	bfbf      	itttt	lt
 8003e9c:	9608      	strlt	r6, [sp, #32]
 8003e9e:	189b      	addlt	r3, r3, r2
 8003ea0:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003ea2:	2600      	movlt	r6, #0
 8003ea4:	f1b8 0f00 	cmp.w	r8, #0
 8003ea8:	bfb9      	ittee	lt
 8003eaa:	eba9 0508 	sublt.w	r5, r9, r8
 8003eae:	2300      	movlt	r3, #0
 8003eb0:	464d      	movge	r5, r9
 8003eb2:	4643      	movge	r3, r8
 8003eb4:	e781      	b.n	8003dba <_dtoa_r+0x70a>
 8003eb6:	9e08      	ldr	r6, [sp, #32]
 8003eb8:	464d      	mov	r5, r9
 8003eba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003ebc:	e786      	b.n	8003dcc <_dtoa_r+0x71c>
 8003ebe:	9a08      	ldr	r2, [sp, #32]
 8003ec0:	e7ad      	b.n	8003e1e <_dtoa_r+0x76e>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	e7d6      	b.n	8003e74 <_dtoa_r+0x7c4>
 8003ec6:	9b02      	ldr	r3, [sp, #8]
 8003ec8:	e7d4      	b.n	8003e74 <_dtoa_r+0x7c4>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	9308      	str	r3, [sp, #32]
 8003ece:	6933      	ldr	r3, [r6, #16]
 8003ed0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003ed4:	6918      	ldr	r0, [r3, #16]
 8003ed6:	f000 fc27 	bl	8004728 <__hi0bits>
 8003eda:	f1c0 0020 	rsb	r0, r0, #32
 8003ede:	9b07      	ldr	r3, [sp, #28]
 8003ee0:	4418      	add	r0, r3
 8003ee2:	f010 001f 	ands.w	r0, r0, #31
 8003ee6:	d047      	beq.n	8003f78 <_dtoa_r+0x8c8>
 8003ee8:	f1c0 0320 	rsb	r3, r0, #32
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	dd3b      	ble.n	8003f68 <_dtoa_r+0x8b8>
 8003ef0:	9b07      	ldr	r3, [sp, #28]
 8003ef2:	f1c0 001c 	rsb	r0, r0, #28
 8003ef6:	4481      	add	r9, r0
 8003ef8:	4405      	add	r5, r0
 8003efa:	4403      	add	r3, r0
 8003efc:	9307      	str	r3, [sp, #28]
 8003efe:	f1b9 0f00 	cmp.w	r9, #0
 8003f02:	dd05      	ble.n	8003f10 <_dtoa_r+0x860>
 8003f04:	4659      	mov	r1, fp
 8003f06:	464a      	mov	r2, r9
 8003f08:	4620      	mov	r0, r4
 8003f0a:	f000 fd47 	bl	800499c <__lshift>
 8003f0e:	4683      	mov	fp, r0
 8003f10:	9b07      	ldr	r3, [sp, #28]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	dd05      	ble.n	8003f22 <_dtoa_r+0x872>
 8003f16:	4631      	mov	r1, r6
 8003f18:	461a      	mov	r2, r3
 8003f1a:	4620      	mov	r0, r4
 8003f1c:	f000 fd3e 	bl	800499c <__lshift>
 8003f20:	4606      	mov	r6, r0
 8003f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f24:	b353      	cbz	r3, 8003f7c <_dtoa_r+0x8cc>
 8003f26:	4631      	mov	r1, r6
 8003f28:	4658      	mov	r0, fp
 8003f2a:	f000 fd8b 	bl	8004a44 <__mcmp>
 8003f2e:	2800      	cmp	r0, #0
 8003f30:	da24      	bge.n	8003f7c <_dtoa_r+0x8cc>
 8003f32:	2300      	movs	r3, #0
 8003f34:	4659      	mov	r1, fp
 8003f36:	220a      	movs	r2, #10
 8003f38:	4620      	mov	r0, r4
 8003f3a:	f000 fbba 	bl	80046b2 <__multadd>
 8003f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f44:	4683      	mov	fp, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 8144 	beq.w	80041d4 <_dtoa_r+0xb24>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	4639      	mov	r1, r7
 8003f50:	220a      	movs	r2, #10
 8003f52:	4620      	mov	r0, r4
 8003f54:	f000 fbad 	bl	80046b2 <__multadd>
 8003f58:	9b04      	ldr	r3, [sp, #16]
 8003f5a:	4607      	mov	r7, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	dc4d      	bgt.n	8003ffc <_dtoa_r+0x94c>
 8003f60:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	dd4a      	ble.n	8003ffc <_dtoa_r+0x94c>
 8003f66:	e011      	b.n	8003f8c <_dtoa_r+0x8dc>
 8003f68:	d0c9      	beq.n	8003efe <_dtoa_r+0x84e>
 8003f6a:	9a07      	ldr	r2, [sp, #28]
 8003f6c:	331c      	adds	r3, #28
 8003f6e:	441a      	add	r2, r3
 8003f70:	4499      	add	r9, r3
 8003f72:	441d      	add	r5, r3
 8003f74:	4613      	mov	r3, r2
 8003f76:	e7c1      	b.n	8003efc <_dtoa_r+0x84c>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	e7f6      	b.n	8003f6a <_dtoa_r+0x8ba>
 8003f7c:	f1b8 0f00 	cmp.w	r8, #0
 8003f80:	dc36      	bgt.n	8003ff0 <_dtoa_r+0x940>
 8003f82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	dd33      	ble.n	8003ff0 <_dtoa_r+0x940>
 8003f88:	f8cd 8010 	str.w	r8, [sp, #16]
 8003f8c:	9b04      	ldr	r3, [sp, #16]
 8003f8e:	b963      	cbnz	r3, 8003faa <_dtoa_r+0x8fa>
 8003f90:	4631      	mov	r1, r6
 8003f92:	2205      	movs	r2, #5
 8003f94:	4620      	mov	r0, r4
 8003f96:	f000 fb8c 	bl	80046b2 <__multadd>
 8003f9a:	4601      	mov	r1, r0
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	4658      	mov	r0, fp
 8003fa0:	f000 fd50 	bl	8004a44 <__mcmp>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	f73f add3 	bgt.w	8003b50 <_dtoa_r+0x4a0>
 8003faa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003fac:	9d06      	ldr	r5, [sp, #24]
 8003fae:	ea6f 0a03 	mvn.w	sl, r3
 8003fb2:	f04f 0900 	mov.w	r9, #0
 8003fb6:	4631      	mov	r1, r6
 8003fb8:	4620      	mov	r0, r4
 8003fba:	f000 fb63 	bl	8004684 <_Bfree>
 8003fbe:	2f00      	cmp	r7, #0
 8003fc0:	f43f aebd 	beq.w	8003d3e <_dtoa_r+0x68e>
 8003fc4:	f1b9 0f00 	cmp.w	r9, #0
 8003fc8:	d005      	beq.n	8003fd6 <_dtoa_r+0x926>
 8003fca:	45b9      	cmp	r9, r7
 8003fcc:	d003      	beq.n	8003fd6 <_dtoa_r+0x926>
 8003fce:	4649      	mov	r1, r9
 8003fd0:	4620      	mov	r0, r4
 8003fd2:	f000 fb57 	bl	8004684 <_Bfree>
 8003fd6:	4639      	mov	r1, r7
 8003fd8:	4620      	mov	r0, r4
 8003fda:	f000 fb53 	bl	8004684 <_Bfree>
 8003fde:	e6ae      	b.n	8003d3e <_dtoa_r+0x68e>
 8003fe0:	2600      	movs	r6, #0
 8003fe2:	4637      	mov	r7, r6
 8003fe4:	e7e1      	b.n	8003faa <_dtoa_r+0x8fa>
 8003fe6:	46ba      	mov	sl, r7
 8003fe8:	4637      	mov	r7, r6
 8003fea:	e5b1      	b.n	8003b50 <_dtoa_r+0x4a0>
 8003fec:	40240000 	.word	0x40240000
 8003ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ff2:	f8cd 8010 	str.w	r8, [sp, #16]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 80f3 	beq.w	80041e2 <_dtoa_r+0xb32>
 8003ffc:	2d00      	cmp	r5, #0
 8003ffe:	dd05      	ble.n	800400c <_dtoa_r+0x95c>
 8004000:	4639      	mov	r1, r7
 8004002:	462a      	mov	r2, r5
 8004004:	4620      	mov	r0, r4
 8004006:	f000 fcc9 	bl	800499c <__lshift>
 800400a:	4607      	mov	r7, r0
 800400c:	9b08      	ldr	r3, [sp, #32]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d04c      	beq.n	80040ac <_dtoa_r+0x9fc>
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4620      	mov	r0, r4
 8004016:	f000 fb01 	bl	800461c <_Balloc>
 800401a:	4605      	mov	r5, r0
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	f107 010c 	add.w	r1, r7, #12
 8004022:	3202      	adds	r2, #2
 8004024:	0092      	lsls	r2, r2, #2
 8004026:	300c      	adds	r0, #12
 8004028:	f7fe fcf4 	bl	8002a14 <memcpy>
 800402c:	2201      	movs	r2, #1
 800402e:	4629      	mov	r1, r5
 8004030:	4620      	mov	r0, r4
 8004032:	f000 fcb3 	bl	800499c <__lshift>
 8004036:	46b9      	mov	r9, r7
 8004038:	4607      	mov	r7, r0
 800403a:	9b06      	ldr	r3, [sp, #24]
 800403c:	9307      	str	r3, [sp, #28]
 800403e:	9b02      	ldr	r3, [sp, #8]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	9308      	str	r3, [sp, #32]
 8004046:	4631      	mov	r1, r6
 8004048:	4658      	mov	r0, fp
 800404a:	f7ff faa1 	bl	8003590 <quorem>
 800404e:	4649      	mov	r1, r9
 8004050:	4605      	mov	r5, r0
 8004052:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004056:	4658      	mov	r0, fp
 8004058:	f000 fcf4 	bl	8004a44 <__mcmp>
 800405c:	463a      	mov	r2, r7
 800405e:	9002      	str	r0, [sp, #8]
 8004060:	4631      	mov	r1, r6
 8004062:	4620      	mov	r0, r4
 8004064:	f000 fd08 	bl	8004a78 <__mdiff>
 8004068:	68c3      	ldr	r3, [r0, #12]
 800406a:	4602      	mov	r2, r0
 800406c:	bb03      	cbnz	r3, 80040b0 <_dtoa_r+0xa00>
 800406e:	4601      	mov	r1, r0
 8004070:	9009      	str	r0, [sp, #36]	; 0x24
 8004072:	4658      	mov	r0, fp
 8004074:	f000 fce6 	bl	8004a44 <__mcmp>
 8004078:	4603      	mov	r3, r0
 800407a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800407c:	4611      	mov	r1, r2
 800407e:	4620      	mov	r0, r4
 8004080:	9309      	str	r3, [sp, #36]	; 0x24
 8004082:	f000 faff 	bl	8004684 <_Bfree>
 8004086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004088:	b9a3      	cbnz	r3, 80040b4 <_dtoa_r+0xa04>
 800408a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800408c:	b992      	cbnz	r2, 80040b4 <_dtoa_r+0xa04>
 800408e:	9a08      	ldr	r2, [sp, #32]
 8004090:	b982      	cbnz	r2, 80040b4 <_dtoa_r+0xa04>
 8004092:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004096:	d029      	beq.n	80040ec <_dtoa_r+0xa3c>
 8004098:	9b02      	ldr	r3, [sp, #8]
 800409a:	2b00      	cmp	r3, #0
 800409c:	dd01      	ble.n	80040a2 <_dtoa_r+0x9f2>
 800409e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80040a2:	9b07      	ldr	r3, [sp, #28]
 80040a4:	1c5d      	adds	r5, r3, #1
 80040a6:	f883 8000 	strb.w	r8, [r3]
 80040aa:	e784      	b.n	8003fb6 <_dtoa_r+0x906>
 80040ac:	4638      	mov	r0, r7
 80040ae:	e7c2      	b.n	8004036 <_dtoa_r+0x986>
 80040b0:	2301      	movs	r3, #1
 80040b2:	e7e3      	b.n	800407c <_dtoa_r+0x9cc>
 80040b4:	9a02      	ldr	r2, [sp, #8]
 80040b6:	2a00      	cmp	r2, #0
 80040b8:	db04      	blt.n	80040c4 <_dtoa_r+0xa14>
 80040ba:	d123      	bne.n	8004104 <_dtoa_r+0xa54>
 80040bc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80040be:	bb0a      	cbnz	r2, 8004104 <_dtoa_r+0xa54>
 80040c0:	9a08      	ldr	r2, [sp, #32]
 80040c2:	b9fa      	cbnz	r2, 8004104 <_dtoa_r+0xa54>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	ddec      	ble.n	80040a2 <_dtoa_r+0x9f2>
 80040c8:	4659      	mov	r1, fp
 80040ca:	2201      	movs	r2, #1
 80040cc:	4620      	mov	r0, r4
 80040ce:	f000 fc65 	bl	800499c <__lshift>
 80040d2:	4631      	mov	r1, r6
 80040d4:	4683      	mov	fp, r0
 80040d6:	f000 fcb5 	bl	8004a44 <__mcmp>
 80040da:	2800      	cmp	r0, #0
 80040dc:	dc03      	bgt.n	80040e6 <_dtoa_r+0xa36>
 80040de:	d1e0      	bne.n	80040a2 <_dtoa_r+0x9f2>
 80040e0:	f018 0f01 	tst.w	r8, #1
 80040e4:	d0dd      	beq.n	80040a2 <_dtoa_r+0x9f2>
 80040e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80040ea:	d1d8      	bne.n	800409e <_dtoa_r+0x9ee>
 80040ec:	9b07      	ldr	r3, [sp, #28]
 80040ee:	9a07      	ldr	r2, [sp, #28]
 80040f0:	1c5d      	adds	r5, r3, #1
 80040f2:	2339      	movs	r3, #57	; 0x39
 80040f4:	7013      	strb	r3, [r2, #0]
 80040f6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80040fa:	1e6a      	subs	r2, r5, #1
 80040fc:	2b39      	cmp	r3, #57	; 0x39
 80040fe:	d04d      	beq.n	800419c <_dtoa_r+0xaec>
 8004100:	3301      	adds	r3, #1
 8004102:	e052      	b.n	80041aa <_dtoa_r+0xafa>
 8004104:	9a07      	ldr	r2, [sp, #28]
 8004106:	2b00      	cmp	r3, #0
 8004108:	f102 0501 	add.w	r5, r2, #1
 800410c:	dd06      	ble.n	800411c <_dtoa_r+0xa6c>
 800410e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004112:	d0eb      	beq.n	80040ec <_dtoa_r+0xa3c>
 8004114:	f108 0801 	add.w	r8, r8, #1
 8004118:	9b07      	ldr	r3, [sp, #28]
 800411a:	e7c4      	b.n	80040a6 <_dtoa_r+0x9f6>
 800411c:	9b06      	ldr	r3, [sp, #24]
 800411e:	9a04      	ldr	r2, [sp, #16]
 8004120:	1aeb      	subs	r3, r5, r3
 8004122:	4293      	cmp	r3, r2
 8004124:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004128:	d021      	beq.n	800416e <_dtoa_r+0xabe>
 800412a:	4659      	mov	r1, fp
 800412c:	2300      	movs	r3, #0
 800412e:	220a      	movs	r2, #10
 8004130:	4620      	mov	r0, r4
 8004132:	f000 fabe 	bl	80046b2 <__multadd>
 8004136:	45b9      	cmp	r9, r7
 8004138:	4683      	mov	fp, r0
 800413a:	f04f 0300 	mov.w	r3, #0
 800413e:	f04f 020a 	mov.w	r2, #10
 8004142:	4649      	mov	r1, r9
 8004144:	4620      	mov	r0, r4
 8004146:	d105      	bne.n	8004154 <_dtoa_r+0xaa4>
 8004148:	f000 fab3 	bl	80046b2 <__multadd>
 800414c:	4681      	mov	r9, r0
 800414e:	4607      	mov	r7, r0
 8004150:	9507      	str	r5, [sp, #28]
 8004152:	e778      	b.n	8004046 <_dtoa_r+0x996>
 8004154:	f000 faad 	bl	80046b2 <__multadd>
 8004158:	4639      	mov	r1, r7
 800415a:	4681      	mov	r9, r0
 800415c:	2300      	movs	r3, #0
 800415e:	220a      	movs	r2, #10
 8004160:	4620      	mov	r0, r4
 8004162:	f000 faa6 	bl	80046b2 <__multadd>
 8004166:	4607      	mov	r7, r0
 8004168:	e7f2      	b.n	8004150 <_dtoa_r+0xaa0>
 800416a:	f04f 0900 	mov.w	r9, #0
 800416e:	4659      	mov	r1, fp
 8004170:	2201      	movs	r2, #1
 8004172:	4620      	mov	r0, r4
 8004174:	f000 fc12 	bl	800499c <__lshift>
 8004178:	4631      	mov	r1, r6
 800417a:	4683      	mov	fp, r0
 800417c:	f000 fc62 	bl	8004a44 <__mcmp>
 8004180:	2800      	cmp	r0, #0
 8004182:	dcb8      	bgt.n	80040f6 <_dtoa_r+0xa46>
 8004184:	d102      	bne.n	800418c <_dtoa_r+0xadc>
 8004186:	f018 0f01 	tst.w	r8, #1
 800418a:	d1b4      	bne.n	80040f6 <_dtoa_r+0xa46>
 800418c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004190:	1e6a      	subs	r2, r5, #1
 8004192:	2b30      	cmp	r3, #48	; 0x30
 8004194:	f47f af0f 	bne.w	8003fb6 <_dtoa_r+0x906>
 8004198:	4615      	mov	r5, r2
 800419a:	e7f7      	b.n	800418c <_dtoa_r+0xadc>
 800419c:	9b06      	ldr	r3, [sp, #24]
 800419e:	4293      	cmp	r3, r2
 80041a0:	d105      	bne.n	80041ae <_dtoa_r+0xafe>
 80041a2:	2331      	movs	r3, #49	; 0x31
 80041a4:	9a06      	ldr	r2, [sp, #24]
 80041a6:	f10a 0a01 	add.w	sl, sl, #1
 80041aa:	7013      	strb	r3, [r2, #0]
 80041ac:	e703      	b.n	8003fb6 <_dtoa_r+0x906>
 80041ae:	4615      	mov	r5, r2
 80041b0:	e7a1      	b.n	80040f6 <_dtoa_r+0xa46>
 80041b2:	4b17      	ldr	r3, [pc, #92]	; (8004210 <_dtoa_r+0xb60>)
 80041b4:	f7ff bae1 	b.w	800377a <_dtoa_r+0xca>
 80041b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f47f aabb 	bne.w	8003736 <_dtoa_r+0x86>
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <_dtoa_r+0xb64>)
 80041c2:	f7ff bada 	b.w	800377a <_dtoa_r+0xca>
 80041c6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	f77f ae3f 	ble.w	8003e4c <_dtoa_r+0x79c>
 80041ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041d0:	9308      	str	r3, [sp, #32]
 80041d2:	e653      	b.n	8003e7c <_dtoa_r+0x7cc>
 80041d4:	9b04      	ldr	r3, [sp, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	dc03      	bgt.n	80041e2 <_dtoa_r+0xb32>
 80041da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80041dc:	2b02      	cmp	r3, #2
 80041de:	f73f aed5 	bgt.w	8003f8c <_dtoa_r+0x8dc>
 80041e2:	9d06      	ldr	r5, [sp, #24]
 80041e4:	4631      	mov	r1, r6
 80041e6:	4658      	mov	r0, fp
 80041e8:	f7ff f9d2 	bl	8003590 <quorem>
 80041ec:	9b06      	ldr	r3, [sp, #24]
 80041ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80041f2:	f805 8b01 	strb.w	r8, [r5], #1
 80041f6:	9a04      	ldr	r2, [sp, #16]
 80041f8:	1aeb      	subs	r3, r5, r3
 80041fa:	429a      	cmp	r2, r3
 80041fc:	ddb5      	ble.n	800416a <_dtoa_r+0xaba>
 80041fe:	4659      	mov	r1, fp
 8004200:	2300      	movs	r3, #0
 8004202:	220a      	movs	r2, #10
 8004204:	4620      	mov	r0, r4
 8004206:	f000 fa54 	bl	80046b2 <__multadd>
 800420a:	4683      	mov	fp, r0
 800420c:	e7ea      	b.n	80041e4 <_dtoa_r+0xb34>
 800420e:	bf00      	nop
 8004210:	08005624 	.word	0x08005624
 8004214:	08005648 	.word	0x08005648

08004218 <__sflush_r>:
 8004218:	898a      	ldrh	r2, [r1, #12]
 800421a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800421e:	4605      	mov	r5, r0
 8004220:	0710      	lsls	r0, r2, #28
 8004222:	460c      	mov	r4, r1
 8004224:	d458      	bmi.n	80042d8 <__sflush_r+0xc0>
 8004226:	684b      	ldr	r3, [r1, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	dc05      	bgt.n	8004238 <__sflush_r+0x20>
 800422c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800422e:	2b00      	cmp	r3, #0
 8004230:	dc02      	bgt.n	8004238 <__sflush_r+0x20>
 8004232:	2000      	movs	r0, #0
 8004234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800423a:	2e00      	cmp	r6, #0
 800423c:	d0f9      	beq.n	8004232 <__sflush_r+0x1a>
 800423e:	2300      	movs	r3, #0
 8004240:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004244:	682f      	ldr	r7, [r5, #0]
 8004246:	6a21      	ldr	r1, [r4, #32]
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	d032      	beq.n	80042b2 <__sflush_r+0x9a>
 800424c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800424e:	89a3      	ldrh	r3, [r4, #12]
 8004250:	075a      	lsls	r2, r3, #29
 8004252:	d505      	bpl.n	8004260 <__sflush_r+0x48>
 8004254:	6863      	ldr	r3, [r4, #4]
 8004256:	1ac0      	subs	r0, r0, r3
 8004258:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800425a:	b10b      	cbz	r3, 8004260 <__sflush_r+0x48>
 800425c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800425e:	1ac0      	subs	r0, r0, r3
 8004260:	2300      	movs	r3, #0
 8004262:	4602      	mov	r2, r0
 8004264:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004266:	6a21      	ldr	r1, [r4, #32]
 8004268:	4628      	mov	r0, r5
 800426a:	47b0      	blx	r6
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	89a3      	ldrh	r3, [r4, #12]
 8004270:	d106      	bne.n	8004280 <__sflush_r+0x68>
 8004272:	6829      	ldr	r1, [r5, #0]
 8004274:	291d      	cmp	r1, #29
 8004276:	d848      	bhi.n	800430a <__sflush_r+0xf2>
 8004278:	4a29      	ldr	r2, [pc, #164]	; (8004320 <__sflush_r+0x108>)
 800427a:	40ca      	lsrs	r2, r1
 800427c:	07d6      	lsls	r6, r2, #31
 800427e:	d544      	bpl.n	800430a <__sflush_r+0xf2>
 8004280:	2200      	movs	r2, #0
 8004282:	6062      	str	r2, [r4, #4]
 8004284:	6922      	ldr	r2, [r4, #16]
 8004286:	04d9      	lsls	r1, r3, #19
 8004288:	6022      	str	r2, [r4, #0]
 800428a:	d504      	bpl.n	8004296 <__sflush_r+0x7e>
 800428c:	1c42      	adds	r2, r0, #1
 800428e:	d101      	bne.n	8004294 <__sflush_r+0x7c>
 8004290:	682b      	ldr	r3, [r5, #0]
 8004292:	b903      	cbnz	r3, 8004296 <__sflush_r+0x7e>
 8004294:	6560      	str	r0, [r4, #84]	; 0x54
 8004296:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004298:	602f      	str	r7, [r5, #0]
 800429a:	2900      	cmp	r1, #0
 800429c:	d0c9      	beq.n	8004232 <__sflush_r+0x1a>
 800429e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042a2:	4299      	cmp	r1, r3
 80042a4:	d002      	beq.n	80042ac <__sflush_r+0x94>
 80042a6:	4628      	mov	r0, r5
 80042a8:	f000 fca2 	bl	8004bf0 <_free_r>
 80042ac:	2000      	movs	r0, #0
 80042ae:	6360      	str	r0, [r4, #52]	; 0x34
 80042b0:	e7c0      	b.n	8004234 <__sflush_r+0x1c>
 80042b2:	2301      	movs	r3, #1
 80042b4:	4628      	mov	r0, r5
 80042b6:	47b0      	blx	r6
 80042b8:	1c41      	adds	r1, r0, #1
 80042ba:	d1c8      	bne.n	800424e <__sflush_r+0x36>
 80042bc:	682b      	ldr	r3, [r5, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0c5      	beq.n	800424e <__sflush_r+0x36>
 80042c2:	2b1d      	cmp	r3, #29
 80042c4:	d001      	beq.n	80042ca <__sflush_r+0xb2>
 80042c6:	2b16      	cmp	r3, #22
 80042c8:	d101      	bne.n	80042ce <__sflush_r+0xb6>
 80042ca:	602f      	str	r7, [r5, #0]
 80042cc:	e7b1      	b.n	8004232 <__sflush_r+0x1a>
 80042ce:	89a3      	ldrh	r3, [r4, #12]
 80042d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042d4:	81a3      	strh	r3, [r4, #12]
 80042d6:	e7ad      	b.n	8004234 <__sflush_r+0x1c>
 80042d8:	690f      	ldr	r7, [r1, #16]
 80042da:	2f00      	cmp	r7, #0
 80042dc:	d0a9      	beq.n	8004232 <__sflush_r+0x1a>
 80042de:	0793      	lsls	r3, r2, #30
 80042e0:	bf18      	it	ne
 80042e2:	2300      	movne	r3, #0
 80042e4:	680e      	ldr	r6, [r1, #0]
 80042e6:	bf08      	it	eq
 80042e8:	694b      	ldreq	r3, [r1, #20]
 80042ea:	eba6 0807 	sub.w	r8, r6, r7
 80042ee:	600f      	str	r7, [r1, #0]
 80042f0:	608b      	str	r3, [r1, #8]
 80042f2:	f1b8 0f00 	cmp.w	r8, #0
 80042f6:	dd9c      	ble.n	8004232 <__sflush_r+0x1a>
 80042f8:	4643      	mov	r3, r8
 80042fa:	463a      	mov	r2, r7
 80042fc:	6a21      	ldr	r1, [r4, #32]
 80042fe:	4628      	mov	r0, r5
 8004300:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004302:	47b0      	blx	r6
 8004304:	2800      	cmp	r0, #0
 8004306:	dc06      	bgt.n	8004316 <__sflush_r+0xfe>
 8004308:	89a3      	ldrh	r3, [r4, #12]
 800430a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800430e:	81a3      	strh	r3, [r4, #12]
 8004310:	f04f 30ff 	mov.w	r0, #4294967295
 8004314:	e78e      	b.n	8004234 <__sflush_r+0x1c>
 8004316:	4407      	add	r7, r0
 8004318:	eba8 0800 	sub.w	r8, r8, r0
 800431c:	e7e9      	b.n	80042f2 <__sflush_r+0xda>
 800431e:	bf00      	nop
 8004320:	20400001 	.word	0x20400001

08004324 <_fflush_r>:
 8004324:	b538      	push	{r3, r4, r5, lr}
 8004326:	690b      	ldr	r3, [r1, #16]
 8004328:	4605      	mov	r5, r0
 800432a:	460c      	mov	r4, r1
 800432c:	b1db      	cbz	r3, 8004366 <_fflush_r+0x42>
 800432e:	b118      	cbz	r0, 8004338 <_fflush_r+0x14>
 8004330:	6983      	ldr	r3, [r0, #24]
 8004332:	b90b      	cbnz	r3, 8004338 <_fflush_r+0x14>
 8004334:	f000 f860 	bl	80043f8 <__sinit>
 8004338:	4b0c      	ldr	r3, [pc, #48]	; (800436c <_fflush_r+0x48>)
 800433a:	429c      	cmp	r4, r3
 800433c:	d109      	bne.n	8004352 <_fflush_r+0x2e>
 800433e:	686c      	ldr	r4, [r5, #4]
 8004340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004344:	b17b      	cbz	r3, 8004366 <_fflush_r+0x42>
 8004346:	4621      	mov	r1, r4
 8004348:	4628      	mov	r0, r5
 800434a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800434e:	f7ff bf63 	b.w	8004218 <__sflush_r>
 8004352:	4b07      	ldr	r3, [pc, #28]	; (8004370 <_fflush_r+0x4c>)
 8004354:	429c      	cmp	r4, r3
 8004356:	d101      	bne.n	800435c <_fflush_r+0x38>
 8004358:	68ac      	ldr	r4, [r5, #8]
 800435a:	e7f1      	b.n	8004340 <_fflush_r+0x1c>
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <_fflush_r+0x50>)
 800435e:	429c      	cmp	r4, r3
 8004360:	bf08      	it	eq
 8004362:	68ec      	ldreq	r4, [r5, #12]
 8004364:	e7ec      	b.n	8004340 <_fflush_r+0x1c>
 8004366:	2000      	movs	r0, #0
 8004368:	bd38      	pop	{r3, r4, r5, pc}
 800436a:	bf00      	nop
 800436c:	08005678 	.word	0x08005678
 8004370:	08005698 	.word	0x08005698
 8004374:	08005658 	.word	0x08005658

08004378 <std>:
 8004378:	2300      	movs	r3, #0
 800437a:	b510      	push	{r4, lr}
 800437c:	4604      	mov	r4, r0
 800437e:	e9c0 3300 	strd	r3, r3, [r0]
 8004382:	6083      	str	r3, [r0, #8]
 8004384:	8181      	strh	r1, [r0, #12]
 8004386:	6643      	str	r3, [r0, #100]	; 0x64
 8004388:	81c2      	strh	r2, [r0, #14]
 800438a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800438e:	6183      	str	r3, [r0, #24]
 8004390:	4619      	mov	r1, r3
 8004392:	2208      	movs	r2, #8
 8004394:	305c      	adds	r0, #92	; 0x5c
 8004396:	f7fe fb48 	bl	8002a2a <memset>
 800439a:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <std+0x38>)
 800439c:	6224      	str	r4, [r4, #32]
 800439e:	6263      	str	r3, [r4, #36]	; 0x24
 80043a0:	4b04      	ldr	r3, [pc, #16]	; (80043b4 <std+0x3c>)
 80043a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <std+0x40>)
 80043a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <std+0x44>)
 80043aa:	6323      	str	r3, [r4, #48]	; 0x30
 80043ac:	bd10      	pop	{r4, pc}
 80043ae:	bf00      	nop
 80043b0:	0800527d 	.word	0x0800527d
 80043b4:	0800529f 	.word	0x0800529f
 80043b8:	080052d7 	.word	0x080052d7
 80043bc:	080052fb 	.word	0x080052fb

080043c0 <_cleanup_r>:
 80043c0:	4901      	ldr	r1, [pc, #4]	; (80043c8 <_cleanup_r+0x8>)
 80043c2:	f000 b885 	b.w	80044d0 <_fwalk_reent>
 80043c6:	bf00      	nop
 80043c8:	08004325 	.word	0x08004325

080043cc <__sfmoreglue>:
 80043cc:	b570      	push	{r4, r5, r6, lr}
 80043ce:	2568      	movs	r5, #104	; 0x68
 80043d0:	1e4a      	subs	r2, r1, #1
 80043d2:	4355      	muls	r5, r2
 80043d4:	460e      	mov	r6, r1
 80043d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80043da:	f000 fc55 	bl	8004c88 <_malloc_r>
 80043de:	4604      	mov	r4, r0
 80043e0:	b140      	cbz	r0, 80043f4 <__sfmoreglue+0x28>
 80043e2:	2100      	movs	r1, #0
 80043e4:	e9c0 1600 	strd	r1, r6, [r0]
 80043e8:	300c      	adds	r0, #12
 80043ea:	60a0      	str	r0, [r4, #8]
 80043ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80043f0:	f7fe fb1b 	bl	8002a2a <memset>
 80043f4:	4620      	mov	r0, r4
 80043f6:	bd70      	pop	{r4, r5, r6, pc}

080043f8 <__sinit>:
 80043f8:	6983      	ldr	r3, [r0, #24]
 80043fa:	b510      	push	{r4, lr}
 80043fc:	4604      	mov	r4, r0
 80043fe:	bb33      	cbnz	r3, 800444e <__sinit+0x56>
 8004400:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004404:	6503      	str	r3, [r0, #80]	; 0x50
 8004406:	4b12      	ldr	r3, [pc, #72]	; (8004450 <__sinit+0x58>)
 8004408:	4a12      	ldr	r2, [pc, #72]	; (8004454 <__sinit+0x5c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6282      	str	r2, [r0, #40]	; 0x28
 800440e:	4298      	cmp	r0, r3
 8004410:	bf04      	itt	eq
 8004412:	2301      	moveq	r3, #1
 8004414:	6183      	streq	r3, [r0, #24]
 8004416:	f000 f81f 	bl	8004458 <__sfp>
 800441a:	6060      	str	r0, [r4, #4]
 800441c:	4620      	mov	r0, r4
 800441e:	f000 f81b 	bl	8004458 <__sfp>
 8004422:	60a0      	str	r0, [r4, #8]
 8004424:	4620      	mov	r0, r4
 8004426:	f000 f817 	bl	8004458 <__sfp>
 800442a:	2200      	movs	r2, #0
 800442c:	60e0      	str	r0, [r4, #12]
 800442e:	2104      	movs	r1, #4
 8004430:	6860      	ldr	r0, [r4, #4]
 8004432:	f7ff ffa1 	bl	8004378 <std>
 8004436:	2201      	movs	r2, #1
 8004438:	2109      	movs	r1, #9
 800443a:	68a0      	ldr	r0, [r4, #8]
 800443c:	f7ff ff9c 	bl	8004378 <std>
 8004440:	2202      	movs	r2, #2
 8004442:	2112      	movs	r1, #18
 8004444:	68e0      	ldr	r0, [r4, #12]
 8004446:	f7ff ff97 	bl	8004378 <std>
 800444a:	2301      	movs	r3, #1
 800444c:	61a3      	str	r3, [r4, #24]
 800444e:	bd10      	pop	{r4, pc}
 8004450:	08005610 	.word	0x08005610
 8004454:	080043c1 	.word	0x080043c1

08004458 <__sfp>:
 8004458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445a:	4b1b      	ldr	r3, [pc, #108]	; (80044c8 <__sfp+0x70>)
 800445c:	4607      	mov	r7, r0
 800445e:	681e      	ldr	r6, [r3, #0]
 8004460:	69b3      	ldr	r3, [r6, #24]
 8004462:	b913      	cbnz	r3, 800446a <__sfp+0x12>
 8004464:	4630      	mov	r0, r6
 8004466:	f7ff ffc7 	bl	80043f8 <__sinit>
 800446a:	3648      	adds	r6, #72	; 0x48
 800446c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004470:	3b01      	subs	r3, #1
 8004472:	d503      	bpl.n	800447c <__sfp+0x24>
 8004474:	6833      	ldr	r3, [r6, #0]
 8004476:	b133      	cbz	r3, 8004486 <__sfp+0x2e>
 8004478:	6836      	ldr	r6, [r6, #0]
 800447a:	e7f7      	b.n	800446c <__sfp+0x14>
 800447c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004480:	b16d      	cbz	r5, 800449e <__sfp+0x46>
 8004482:	3468      	adds	r4, #104	; 0x68
 8004484:	e7f4      	b.n	8004470 <__sfp+0x18>
 8004486:	2104      	movs	r1, #4
 8004488:	4638      	mov	r0, r7
 800448a:	f7ff ff9f 	bl	80043cc <__sfmoreglue>
 800448e:	6030      	str	r0, [r6, #0]
 8004490:	2800      	cmp	r0, #0
 8004492:	d1f1      	bne.n	8004478 <__sfp+0x20>
 8004494:	230c      	movs	r3, #12
 8004496:	4604      	mov	r4, r0
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	4620      	mov	r0, r4
 800449c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800449e:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <__sfp+0x74>)
 80044a0:	6665      	str	r5, [r4, #100]	; 0x64
 80044a2:	e9c4 5500 	strd	r5, r5, [r4]
 80044a6:	60a5      	str	r5, [r4, #8]
 80044a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80044ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80044b0:	2208      	movs	r2, #8
 80044b2:	4629      	mov	r1, r5
 80044b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80044b8:	f7fe fab7 	bl	8002a2a <memset>
 80044bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80044c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80044c4:	e7e9      	b.n	800449a <__sfp+0x42>
 80044c6:	bf00      	nop
 80044c8:	08005610 	.word	0x08005610
 80044cc:	ffff0001 	.word	0xffff0001

080044d0 <_fwalk_reent>:
 80044d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044d4:	4680      	mov	r8, r0
 80044d6:	4689      	mov	r9, r1
 80044d8:	2600      	movs	r6, #0
 80044da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80044de:	b914      	cbnz	r4, 80044e6 <_fwalk_reent+0x16>
 80044e0:	4630      	mov	r0, r6
 80044e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80044ea:	3f01      	subs	r7, #1
 80044ec:	d501      	bpl.n	80044f2 <_fwalk_reent+0x22>
 80044ee:	6824      	ldr	r4, [r4, #0]
 80044f0:	e7f5      	b.n	80044de <_fwalk_reent+0xe>
 80044f2:	89ab      	ldrh	r3, [r5, #12]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d907      	bls.n	8004508 <_fwalk_reent+0x38>
 80044f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80044fc:	3301      	adds	r3, #1
 80044fe:	d003      	beq.n	8004508 <_fwalk_reent+0x38>
 8004500:	4629      	mov	r1, r5
 8004502:	4640      	mov	r0, r8
 8004504:	47c8      	blx	r9
 8004506:	4306      	orrs	r6, r0
 8004508:	3568      	adds	r5, #104	; 0x68
 800450a:	e7ee      	b.n	80044ea <_fwalk_reent+0x1a>

0800450c <_localeconv_r>:
 800450c:	4b04      	ldr	r3, [pc, #16]	; (8004520 <_localeconv_r+0x14>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6a18      	ldr	r0, [r3, #32]
 8004512:	4b04      	ldr	r3, [pc, #16]	; (8004524 <_localeconv_r+0x18>)
 8004514:	2800      	cmp	r0, #0
 8004516:	bf08      	it	eq
 8004518:	4618      	moveq	r0, r3
 800451a:	30f0      	adds	r0, #240	; 0xf0
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	2000000c 	.word	0x2000000c
 8004524:	20000070 	.word	0x20000070

08004528 <__swhatbuf_r>:
 8004528:	b570      	push	{r4, r5, r6, lr}
 800452a:	460e      	mov	r6, r1
 800452c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004530:	b096      	sub	sp, #88	; 0x58
 8004532:	2900      	cmp	r1, #0
 8004534:	4614      	mov	r4, r2
 8004536:	461d      	mov	r5, r3
 8004538:	da07      	bge.n	800454a <__swhatbuf_r+0x22>
 800453a:	2300      	movs	r3, #0
 800453c:	602b      	str	r3, [r5, #0]
 800453e:	89b3      	ldrh	r3, [r6, #12]
 8004540:	061a      	lsls	r2, r3, #24
 8004542:	d410      	bmi.n	8004566 <__swhatbuf_r+0x3e>
 8004544:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004548:	e00e      	b.n	8004568 <__swhatbuf_r+0x40>
 800454a:	466a      	mov	r2, sp
 800454c:	f000 fefc 	bl	8005348 <_fstat_r>
 8004550:	2800      	cmp	r0, #0
 8004552:	dbf2      	blt.n	800453a <__swhatbuf_r+0x12>
 8004554:	9a01      	ldr	r2, [sp, #4]
 8004556:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800455a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800455e:	425a      	negs	r2, r3
 8004560:	415a      	adcs	r2, r3
 8004562:	602a      	str	r2, [r5, #0]
 8004564:	e7ee      	b.n	8004544 <__swhatbuf_r+0x1c>
 8004566:	2340      	movs	r3, #64	; 0x40
 8004568:	2000      	movs	r0, #0
 800456a:	6023      	str	r3, [r4, #0]
 800456c:	b016      	add	sp, #88	; 0x58
 800456e:	bd70      	pop	{r4, r5, r6, pc}

08004570 <__smakebuf_r>:
 8004570:	898b      	ldrh	r3, [r1, #12]
 8004572:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004574:	079d      	lsls	r5, r3, #30
 8004576:	4606      	mov	r6, r0
 8004578:	460c      	mov	r4, r1
 800457a:	d507      	bpl.n	800458c <__smakebuf_r+0x1c>
 800457c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004580:	6023      	str	r3, [r4, #0]
 8004582:	6123      	str	r3, [r4, #16]
 8004584:	2301      	movs	r3, #1
 8004586:	6163      	str	r3, [r4, #20]
 8004588:	b002      	add	sp, #8
 800458a:	bd70      	pop	{r4, r5, r6, pc}
 800458c:	ab01      	add	r3, sp, #4
 800458e:	466a      	mov	r2, sp
 8004590:	f7ff ffca 	bl	8004528 <__swhatbuf_r>
 8004594:	9900      	ldr	r1, [sp, #0]
 8004596:	4605      	mov	r5, r0
 8004598:	4630      	mov	r0, r6
 800459a:	f000 fb75 	bl	8004c88 <_malloc_r>
 800459e:	b948      	cbnz	r0, 80045b4 <__smakebuf_r+0x44>
 80045a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045a4:	059a      	lsls	r2, r3, #22
 80045a6:	d4ef      	bmi.n	8004588 <__smakebuf_r+0x18>
 80045a8:	f023 0303 	bic.w	r3, r3, #3
 80045ac:	f043 0302 	orr.w	r3, r3, #2
 80045b0:	81a3      	strh	r3, [r4, #12]
 80045b2:	e7e3      	b.n	800457c <__smakebuf_r+0xc>
 80045b4:	4b0d      	ldr	r3, [pc, #52]	; (80045ec <__smakebuf_r+0x7c>)
 80045b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80045b8:	89a3      	ldrh	r3, [r4, #12]
 80045ba:	6020      	str	r0, [r4, #0]
 80045bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045c0:	81a3      	strh	r3, [r4, #12]
 80045c2:	9b00      	ldr	r3, [sp, #0]
 80045c4:	6120      	str	r0, [r4, #16]
 80045c6:	6163      	str	r3, [r4, #20]
 80045c8:	9b01      	ldr	r3, [sp, #4]
 80045ca:	b15b      	cbz	r3, 80045e4 <__smakebuf_r+0x74>
 80045cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045d0:	4630      	mov	r0, r6
 80045d2:	f000 fecb 	bl	800536c <_isatty_r>
 80045d6:	b128      	cbz	r0, 80045e4 <__smakebuf_r+0x74>
 80045d8:	89a3      	ldrh	r3, [r4, #12]
 80045da:	f023 0303 	bic.w	r3, r3, #3
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	81a3      	strh	r3, [r4, #12]
 80045e4:	89a3      	ldrh	r3, [r4, #12]
 80045e6:	431d      	orrs	r5, r3
 80045e8:	81a5      	strh	r5, [r4, #12]
 80045ea:	e7cd      	b.n	8004588 <__smakebuf_r+0x18>
 80045ec:	080043c1 	.word	0x080043c1

080045f0 <malloc>:
 80045f0:	4b02      	ldr	r3, [pc, #8]	; (80045fc <malloc+0xc>)
 80045f2:	4601      	mov	r1, r0
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	f000 bb47 	b.w	8004c88 <_malloc_r>
 80045fa:	bf00      	nop
 80045fc:	2000000c 	.word	0x2000000c

08004600 <memchr>:
 8004600:	b510      	push	{r4, lr}
 8004602:	b2c9      	uxtb	r1, r1
 8004604:	4402      	add	r2, r0
 8004606:	4290      	cmp	r0, r2
 8004608:	4603      	mov	r3, r0
 800460a:	d101      	bne.n	8004610 <memchr+0x10>
 800460c:	2300      	movs	r3, #0
 800460e:	e003      	b.n	8004618 <memchr+0x18>
 8004610:	781c      	ldrb	r4, [r3, #0]
 8004612:	3001      	adds	r0, #1
 8004614:	428c      	cmp	r4, r1
 8004616:	d1f6      	bne.n	8004606 <memchr+0x6>
 8004618:	4618      	mov	r0, r3
 800461a:	bd10      	pop	{r4, pc}

0800461c <_Balloc>:
 800461c:	b570      	push	{r4, r5, r6, lr}
 800461e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004620:	4604      	mov	r4, r0
 8004622:	460e      	mov	r6, r1
 8004624:	b93d      	cbnz	r5, 8004636 <_Balloc+0x1a>
 8004626:	2010      	movs	r0, #16
 8004628:	f7ff ffe2 	bl	80045f0 <malloc>
 800462c:	6260      	str	r0, [r4, #36]	; 0x24
 800462e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004632:	6005      	str	r5, [r0, #0]
 8004634:	60c5      	str	r5, [r0, #12]
 8004636:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004638:	68eb      	ldr	r3, [r5, #12]
 800463a:	b183      	cbz	r3, 800465e <_Balloc+0x42>
 800463c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004644:	b9b8      	cbnz	r0, 8004676 <_Balloc+0x5a>
 8004646:	2101      	movs	r1, #1
 8004648:	fa01 f506 	lsl.w	r5, r1, r6
 800464c:	1d6a      	adds	r2, r5, #5
 800464e:	0092      	lsls	r2, r2, #2
 8004650:	4620      	mov	r0, r4
 8004652:	f000 fabe 	bl	8004bd2 <_calloc_r>
 8004656:	b160      	cbz	r0, 8004672 <_Balloc+0x56>
 8004658:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800465c:	e00e      	b.n	800467c <_Balloc+0x60>
 800465e:	2221      	movs	r2, #33	; 0x21
 8004660:	2104      	movs	r1, #4
 8004662:	4620      	mov	r0, r4
 8004664:	f000 fab5 	bl	8004bd2 <_calloc_r>
 8004668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800466a:	60e8      	str	r0, [r5, #12]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e4      	bne.n	800463c <_Balloc+0x20>
 8004672:	2000      	movs	r0, #0
 8004674:	bd70      	pop	{r4, r5, r6, pc}
 8004676:	6802      	ldr	r2, [r0, #0]
 8004678:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800467c:	2300      	movs	r3, #0
 800467e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004682:	e7f7      	b.n	8004674 <_Balloc+0x58>

08004684 <_Bfree>:
 8004684:	b570      	push	{r4, r5, r6, lr}
 8004686:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004688:	4606      	mov	r6, r0
 800468a:	460d      	mov	r5, r1
 800468c:	b93c      	cbnz	r4, 800469e <_Bfree+0x1a>
 800468e:	2010      	movs	r0, #16
 8004690:	f7ff ffae 	bl	80045f0 <malloc>
 8004694:	6270      	str	r0, [r6, #36]	; 0x24
 8004696:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800469a:	6004      	str	r4, [r0, #0]
 800469c:	60c4      	str	r4, [r0, #12]
 800469e:	b13d      	cbz	r5, 80046b0 <_Bfree+0x2c>
 80046a0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80046a2:	686a      	ldr	r2, [r5, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046aa:	6029      	str	r1, [r5, #0]
 80046ac:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80046b0:	bd70      	pop	{r4, r5, r6, pc}

080046b2 <__multadd>:
 80046b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046b6:	461f      	mov	r7, r3
 80046b8:	4606      	mov	r6, r0
 80046ba:	460c      	mov	r4, r1
 80046bc:	2300      	movs	r3, #0
 80046be:	690d      	ldr	r5, [r1, #16]
 80046c0:	f101 0c14 	add.w	ip, r1, #20
 80046c4:	f8dc 0000 	ldr.w	r0, [ip]
 80046c8:	3301      	adds	r3, #1
 80046ca:	b281      	uxth	r1, r0
 80046cc:	fb02 7101 	mla	r1, r2, r1, r7
 80046d0:	0c00      	lsrs	r0, r0, #16
 80046d2:	0c0f      	lsrs	r7, r1, #16
 80046d4:	fb02 7000 	mla	r0, r2, r0, r7
 80046d8:	b289      	uxth	r1, r1
 80046da:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80046de:	429d      	cmp	r5, r3
 80046e0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80046e4:	f84c 1b04 	str.w	r1, [ip], #4
 80046e8:	dcec      	bgt.n	80046c4 <__multadd+0x12>
 80046ea:	b1d7      	cbz	r7, 8004722 <__multadd+0x70>
 80046ec:	68a3      	ldr	r3, [r4, #8]
 80046ee:	42ab      	cmp	r3, r5
 80046f0:	dc12      	bgt.n	8004718 <__multadd+0x66>
 80046f2:	6861      	ldr	r1, [r4, #4]
 80046f4:	4630      	mov	r0, r6
 80046f6:	3101      	adds	r1, #1
 80046f8:	f7ff ff90 	bl	800461c <_Balloc>
 80046fc:	4680      	mov	r8, r0
 80046fe:	6922      	ldr	r2, [r4, #16]
 8004700:	f104 010c 	add.w	r1, r4, #12
 8004704:	3202      	adds	r2, #2
 8004706:	0092      	lsls	r2, r2, #2
 8004708:	300c      	adds	r0, #12
 800470a:	f7fe f983 	bl	8002a14 <memcpy>
 800470e:	4621      	mov	r1, r4
 8004710:	4630      	mov	r0, r6
 8004712:	f7ff ffb7 	bl	8004684 <_Bfree>
 8004716:	4644      	mov	r4, r8
 8004718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800471c:	3501      	adds	r5, #1
 800471e:	615f      	str	r7, [r3, #20]
 8004720:	6125      	str	r5, [r4, #16]
 8004722:	4620      	mov	r0, r4
 8004724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004728 <__hi0bits>:
 8004728:	0c02      	lsrs	r2, r0, #16
 800472a:	0412      	lsls	r2, r2, #16
 800472c:	4603      	mov	r3, r0
 800472e:	b9b2      	cbnz	r2, 800475e <__hi0bits+0x36>
 8004730:	0403      	lsls	r3, r0, #16
 8004732:	2010      	movs	r0, #16
 8004734:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004738:	bf04      	itt	eq
 800473a:	021b      	lsleq	r3, r3, #8
 800473c:	3008      	addeq	r0, #8
 800473e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004742:	bf04      	itt	eq
 8004744:	011b      	lsleq	r3, r3, #4
 8004746:	3004      	addeq	r0, #4
 8004748:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800474c:	bf04      	itt	eq
 800474e:	009b      	lsleq	r3, r3, #2
 8004750:	3002      	addeq	r0, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	db06      	blt.n	8004764 <__hi0bits+0x3c>
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	d503      	bpl.n	8004762 <__hi0bits+0x3a>
 800475a:	3001      	adds	r0, #1
 800475c:	4770      	bx	lr
 800475e:	2000      	movs	r0, #0
 8004760:	e7e8      	b.n	8004734 <__hi0bits+0xc>
 8004762:	2020      	movs	r0, #32
 8004764:	4770      	bx	lr

08004766 <__lo0bits>:
 8004766:	6803      	ldr	r3, [r0, #0]
 8004768:	4601      	mov	r1, r0
 800476a:	f013 0207 	ands.w	r2, r3, #7
 800476e:	d00b      	beq.n	8004788 <__lo0bits+0x22>
 8004770:	07da      	lsls	r2, r3, #31
 8004772:	d423      	bmi.n	80047bc <__lo0bits+0x56>
 8004774:	0798      	lsls	r0, r3, #30
 8004776:	bf49      	itett	mi
 8004778:	085b      	lsrmi	r3, r3, #1
 800477a:	089b      	lsrpl	r3, r3, #2
 800477c:	2001      	movmi	r0, #1
 800477e:	600b      	strmi	r3, [r1, #0]
 8004780:	bf5c      	itt	pl
 8004782:	600b      	strpl	r3, [r1, #0]
 8004784:	2002      	movpl	r0, #2
 8004786:	4770      	bx	lr
 8004788:	b298      	uxth	r0, r3
 800478a:	b9a8      	cbnz	r0, 80047b8 <__lo0bits+0x52>
 800478c:	2010      	movs	r0, #16
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004794:	bf04      	itt	eq
 8004796:	0a1b      	lsreq	r3, r3, #8
 8004798:	3008      	addeq	r0, #8
 800479a:	071a      	lsls	r2, r3, #28
 800479c:	bf04      	itt	eq
 800479e:	091b      	lsreq	r3, r3, #4
 80047a0:	3004      	addeq	r0, #4
 80047a2:	079a      	lsls	r2, r3, #30
 80047a4:	bf04      	itt	eq
 80047a6:	089b      	lsreq	r3, r3, #2
 80047a8:	3002      	addeq	r0, #2
 80047aa:	07da      	lsls	r2, r3, #31
 80047ac:	d402      	bmi.n	80047b4 <__lo0bits+0x4e>
 80047ae:	085b      	lsrs	r3, r3, #1
 80047b0:	d006      	beq.n	80047c0 <__lo0bits+0x5a>
 80047b2:	3001      	adds	r0, #1
 80047b4:	600b      	str	r3, [r1, #0]
 80047b6:	4770      	bx	lr
 80047b8:	4610      	mov	r0, r2
 80047ba:	e7e9      	b.n	8004790 <__lo0bits+0x2a>
 80047bc:	2000      	movs	r0, #0
 80047be:	4770      	bx	lr
 80047c0:	2020      	movs	r0, #32
 80047c2:	4770      	bx	lr

080047c4 <__i2b>:
 80047c4:	b510      	push	{r4, lr}
 80047c6:	460c      	mov	r4, r1
 80047c8:	2101      	movs	r1, #1
 80047ca:	f7ff ff27 	bl	800461c <_Balloc>
 80047ce:	2201      	movs	r2, #1
 80047d0:	6144      	str	r4, [r0, #20]
 80047d2:	6102      	str	r2, [r0, #16]
 80047d4:	bd10      	pop	{r4, pc}

080047d6 <__multiply>:
 80047d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047da:	4614      	mov	r4, r2
 80047dc:	690a      	ldr	r2, [r1, #16]
 80047de:	6923      	ldr	r3, [r4, #16]
 80047e0:	4688      	mov	r8, r1
 80047e2:	429a      	cmp	r2, r3
 80047e4:	bfbe      	ittt	lt
 80047e6:	460b      	movlt	r3, r1
 80047e8:	46a0      	movlt	r8, r4
 80047ea:	461c      	movlt	r4, r3
 80047ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80047f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80047f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80047f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80047fc:	eb07 0609 	add.w	r6, r7, r9
 8004800:	42b3      	cmp	r3, r6
 8004802:	bfb8      	it	lt
 8004804:	3101      	addlt	r1, #1
 8004806:	f7ff ff09 	bl	800461c <_Balloc>
 800480a:	f100 0514 	add.w	r5, r0, #20
 800480e:	462b      	mov	r3, r5
 8004810:	2200      	movs	r2, #0
 8004812:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004816:	4573      	cmp	r3, lr
 8004818:	d316      	bcc.n	8004848 <__multiply+0x72>
 800481a:	f104 0214 	add.w	r2, r4, #20
 800481e:	f108 0114 	add.w	r1, r8, #20
 8004822:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004826:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	9b00      	ldr	r3, [sp, #0]
 800482e:	9201      	str	r2, [sp, #4]
 8004830:	4293      	cmp	r3, r2
 8004832:	d80c      	bhi.n	800484e <__multiply+0x78>
 8004834:	2e00      	cmp	r6, #0
 8004836:	dd03      	ble.n	8004840 <__multiply+0x6a>
 8004838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800483c:	2b00      	cmp	r3, #0
 800483e:	d05d      	beq.n	80048fc <__multiply+0x126>
 8004840:	6106      	str	r6, [r0, #16]
 8004842:	b003      	add	sp, #12
 8004844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004848:	f843 2b04 	str.w	r2, [r3], #4
 800484c:	e7e3      	b.n	8004816 <__multiply+0x40>
 800484e:	f8b2 b000 	ldrh.w	fp, [r2]
 8004852:	f1bb 0f00 	cmp.w	fp, #0
 8004856:	d023      	beq.n	80048a0 <__multiply+0xca>
 8004858:	4689      	mov	r9, r1
 800485a:	46ac      	mov	ip, r5
 800485c:	f04f 0800 	mov.w	r8, #0
 8004860:	f859 4b04 	ldr.w	r4, [r9], #4
 8004864:	f8dc a000 	ldr.w	sl, [ip]
 8004868:	b2a3      	uxth	r3, r4
 800486a:	fa1f fa8a 	uxth.w	sl, sl
 800486e:	fb0b a303 	mla	r3, fp, r3, sl
 8004872:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004876:	f8dc 4000 	ldr.w	r4, [ip]
 800487a:	4443      	add	r3, r8
 800487c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004880:	fb0b 840a 	mla	r4, fp, sl, r8
 8004884:	46e2      	mov	sl, ip
 8004886:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800488a:	b29b      	uxth	r3, r3
 800488c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004890:	454f      	cmp	r7, r9
 8004892:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004896:	f84a 3b04 	str.w	r3, [sl], #4
 800489a:	d82b      	bhi.n	80048f4 <__multiply+0x11e>
 800489c:	f8cc 8004 	str.w	r8, [ip, #4]
 80048a0:	9b01      	ldr	r3, [sp, #4]
 80048a2:	3204      	adds	r2, #4
 80048a4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80048a8:	f1ba 0f00 	cmp.w	sl, #0
 80048ac:	d020      	beq.n	80048f0 <__multiply+0x11a>
 80048ae:	4689      	mov	r9, r1
 80048b0:	46a8      	mov	r8, r5
 80048b2:	f04f 0b00 	mov.w	fp, #0
 80048b6:	682b      	ldr	r3, [r5, #0]
 80048b8:	f8b9 c000 	ldrh.w	ip, [r9]
 80048bc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	fb0a 440c 	mla	r4, sl, ip, r4
 80048c6:	46c4      	mov	ip, r8
 80048c8:	445c      	add	r4, fp
 80048ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80048ce:	f84c 3b04 	str.w	r3, [ip], #4
 80048d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80048d6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80048da:	0c1b      	lsrs	r3, r3, #16
 80048dc:	fb0a b303 	mla	r3, sl, r3, fp
 80048e0:	454f      	cmp	r7, r9
 80048e2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80048e6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80048ea:	d805      	bhi.n	80048f8 <__multiply+0x122>
 80048ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80048f0:	3504      	adds	r5, #4
 80048f2:	e79b      	b.n	800482c <__multiply+0x56>
 80048f4:	46d4      	mov	ip, sl
 80048f6:	e7b3      	b.n	8004860 <__multiply+0x8a>
 80048f8:	46e0      	mov	r8, ip
 80048fa:	e7dd      	b.n	80048b8 <__multiply+0xe2>
 80048fc:	3e01      	subs	r6, #1
 80048fe:	e799      	b.n	8004834 <__multiply+0x5e>

08004900 <__pow5mult>:
 8004900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004904:	4615      	mov	r5, r2
 8004906:	f012 0203 	ands.w	r2, r2, #3
 800490a:	4606      	mov	r6, r0
 800490c:	460f      	mov	r7, r1
 800490e:	d007      	beq.n	8004920 <__pow5mult+0x20>
 8004910:	4c21      	ldr	r4, [pc, #132]	; (8004998 <__pow5mult+0x98>)
 8004912:	3a01      	subs	r2, #1
 8004914:	2300      	movs	r3, #0
 8004916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800491a:	f7ff feca 	bl	80046b2 <__multadd>
 800491e:	4607      	mov	r7, r0
 8004920:	10ad      	asrs	r5, r5, #2
 8004922:	d035      	beq.n	8004990 <__pow5mult+0x90>
 8004924:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004926:	b93c      	cbnz	r4, 8004938 <__pow5mult+0x38>
 8004928:	2010      	movs	r0, #16
 800492a:	f7ff fe61 	bl	80045f0 <malloc>
 800492e:	6270      	str	r0, [r6, #36]	; 0x24
 8004930:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004934:	6004      	str	r4, [r0, #0]
 8004936:	60c4      	str	r4, [r0, #12]
 8004938:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800493c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004940:	b94c      	cbnz	r4, 8004956 <__pow5mult+0x56>
 8004942:	f240 2171 	movw	r1, #625	; 0x271
 8004946:	4630      	mov	r0, r6
 8004948:	f7ff ff3c 	bl	80047c4 <__i2b>
 800494c:	2300      	movs	r3, #0
 800494e:	4604      	mov	r4, r0
 8004950:	f8c8 0008 	str.w	r0, [r8, #8]
 8004954:	6003      	str	r3, [r0, #0]
 8004956:	f04f 0800 	mov.w	r8, #0
 800495a:	07eb      	lsls	r3, r5, #31
 800495c:	d50a      	bpl.n	8004974 <__pow5mult+0x74>
 800495e:	4639      	mov	r1, r7
 8004960:	4622      	mov	r2, r4
 8004962:	4630      	mov	r0, r6
 8004964:	f7ff ff37 	bl	80047d6 <__multiply>
 8004968:	4681      	mov	r9, r0
 800496a:	4639      	mov	r1, r7
 800496c:	4630      	mov	r0, r6
 800496e:	f7ff fe89 	bl	8004684 <_Bfree>
 8004972:	464f      	mov	r7, r9
 8004974:	106d      	asrs	r5, r5, #1
 8004976:	d00b      	beq.n	8004990 <__pow5mult+0x90>
 8004978:	6820      	ldr	r0, [r4, #0]
 800497a:	b938      	cbnz	r0, 800498c <__pow5mult+0x8c>
 800497c:	4622      	mov	r2, r4
 800497e:	4621      	mov	r1, r4
 8004980:	4630      	mov	r0, r6
 8004982:	f7ff ff28 	bl	80047d6 <__multiply>
 8004986:	6020      	str	r0, [r4, #0]
 8004988:	f8c0 8000 	str.w	r8, [r0]
 800498c:	4604      	mov	r4, r0
 800498e:	e7e4      	b.n	800495a <__pow5mult+0x5a>
 8004990:	4638      	mov	r0, r7
 8004992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004996:	bf00      	nop
 8004998:	080057a8 	.word	0x080057a8

0800499c <__lshift>:
 800499c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049a0:	460c      	mov	r4, r1
 80049a2:	4607      	mov	r7, r0
 80049a4:	4616      	mov	r6, r2
 80049a6:	6923      	ldr	r3, [r4, #16]
 80049a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80049ac:	eb0a 0903 	add.w	r9, sl, r3
 80049b0:	6849      	ldr	r1, [r1, #4]
 80049b2:	68a3      	ldr	r3, [r4, #8]
 80049b4:	f109 0501 	add.w	r5, r9, #1
 80049b8:	42ab      	cmp	r3, r5
 80049ba:	db32      	blt.n	8004a22 <__lshift+0x86>
 80049bc:	4638      	mov	r0, r7
 80049be:	f7ff fe2d 	bl	800461c <_Balloc>
 80049c2:	2300      	movs	r3, #0
 80049c4:	4680      	mov	r8, r0
 80049c6:	461a      	mov	r2, r3
 80049c8:	f100 0114 	add.w	r1, r0, #20
 80049cc:	4553      	cmp	r3, sl
 80049ce:	db2b      	blt.n	8004a28 <__lshift+0x8c>
 80049d0:	6920      	ldr	r0, [r4, #16]
 80049d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049d6:	f104 0314 	add.w	r3, r4, #20
 80049da:	f016 021f 	ands.w	r2, r6, #31
 80049de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80049e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80049e6:	d025      	beq.n	8004a34 <__lshift+0x98>
 80049e8:	2000      	movs	r0, #0
 80049ea:	f1c2 0e20 	rsb	lr, r2, #32
 80049ee:	468a      	mov	sl, r1
 80049f0:	681e      	ldr	r6, [r3, #0]
 80049f2:	4096      	lsls	r6, r2
 80049f4:	4330      	orrs	r0, r6
 80049f6:	f84a 0b04 	str.w	r0, [sl], #4
 80049fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80049fe:	459c      	cmp	ip, r3
 8004a00:	fa20 f00e 	lsr.w	r0, r0, lr
 8004a04:	d814      	bhi.n	8004a30 <__lshift+0x94>
 8004a06:	6048      	str	r0, [r1, #4]
 8004a08:	b108      	cbz	r0, 8004a0e <__lshift+0x72>
 8004a0a:	f109 0502 	add.w	r5, r9, #2
 8004a0e:	3d01      	subs	r5, #1
 8004a10:	4638      	mov	r0, r7
 8004a12:	f8c8 5010 	str.w	r5, [r8, #16]
 8004a16:	4621      	mov	r1, r4
 8004a18:	f7ff fe34 	bl	8004684 <_Bfree>
 8004a1c:	4640      	mov	r0, r8
 8004a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a22:	3101      	adds	r1, #1
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	e7c7      	b.n	80049b8 <__lshift+0x1c>
 8004a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	e7cd      	b.n	80049cc <__lshift+0x30>
 8004a30:	4651      	mov	r1, sl
 8004a32:	e7dc      	b.n	80049ee <__lshift+0x52>
 8004a34:	3904      	subs	r1, #4
 8004a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a3a:	459c      	cmp	ip, r3
 8004a3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8004a40:	d8f9      	bhi.n	8004a36 <__lshift+0x9a>
 8004a42:	e7e4      	b.n	8004a0e <__lshift+0x72>

08004a44 <__mcmp>:
 8004a44:	6903      	ldr	r3, [r0, #16]
 8004a46:	690a      	ldr	r2, [r1, #16]
 8004a48:	b530      	push	{r4, r5, lr}
 8004a4a:	1a9b      	subs	r3, r3, r2
 8004a4c:	d10c      	bne.n	8004a68 <__mcmp+0x24>
 8004a4e:	0092      	lsls	r2, r2, #2
 8004a50:	3014      	adds	r0, #20
 8004a52:	3114      	adds	r1, #20
 8004a54:	1884      	adds	r4, r0, r2
 8004a56:	4411      	add	r1, r2
 8004a58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004a5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004a60:	4295      	cmp	r5, r2
 8004a62:	d003      	beq.n	8004a6c <__mcmp+0x28>
 8004a64:	d305      	bcc.n	8004a72 <__mcmp+0x2e>
 8004a66:	2301      	movs	r3, #1
 8004a68:	4618      	mov	r0, r3
 8004a6a:	bd30      	pop	{r4, r5, pc}
 8004a6c:	42a0      	cmp	r0, r4
 8004a6e:	d3f3      	bcc.n	8004a58 <__mcmp+0x14>
 8004a70:	e7fa      	b.n	8004a68 <__mcmp+0x24>
 8004a72:	f04f 33ff 	mov.w	r3, #4294967295
 8004a76:	e7f7      	b.n	8004a68 <__mcmp+0x24>

08004a78 <__mdiff>:
 8004a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a7c:	460d      	mov	r5, r1
 8004a7e:	4607      	mov	r7, r0
 8004a80:	4611      	mov	r1, r2
 8004a82:	4628      	mov	r0, r5
 8004a84:	4614      	mov	r4, r2
 8004a86:	f7ff ffdd 	bl	8004a44 <__mcmp>
 8004a8a:	1e06      	subs	r6, r0, #0
 8004a8c:	d108      	bne.n	8004aa0 <__mdiff+0x28>
 8004a8e:	4631      	mov	r1, r6
 8004a90:	4638      	mov	r0, r7
 8004a92:	f7ff fdc3 	bl	800461c <_Balloc>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa0:	bfa4      	itt	ge
 8004aa2:	4623      	movge	r3, r4
 8004aa4:	462c      	movge	r4, r5
 8004aa6:	4638      	mov	r0, r7
 8004aa8:	6861      	ldr	r1, [r4, #4]
 8004aaa:	bfa6      	itte	ge
 8004aac:	461d      	movge	r5, r3
 8004aae:	2600      	movge	r6, #0
 8004ab0:	2601      	movlt	r6, #1
 8004ab2:	f7ff fdb3 	bl	800461c <_Balloc>
 8004ab6:	f04f 0e00 	mov.w	lr, #0
 8004aba:	60c6      	str	r6, [r0, #12]
 8004abc:	692b      	ldr	r3, [r5, #16]
 8004abe:	6926      	ldr	r6, [r4, #16]
 8004ac0:	f104 0214 	add.w	r2, r4, #20
 8004ac4:	f105 0914 	add.w	r9, r5, #20
 8004ac8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004acc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004ad0:	f100 0114 	add.w	r1, r0, #20
 8004ad4:	f852 ab04 	ldr.w	sl, [r2], #4
 8004ad8:	f859 5b04 	ldr.w	r5, [r9], #4
 8004adc:	fa1f f38a 	uxth.w	r3, sl
 8004ae0:	4473      	add	r3, lr
 8004ae2:	b2ac      	uxth	r4, r5
 8004ae4:	1b1b      	subs	r3, r3, r4
 8004ae6:	0c2c      	lsrs	r4, r5, #16
 8004ae8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004aec:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8004af6:	45c8      	cmp	r8, r9
 8004af8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8004afc:	4694      	mov	ip, r2
 8004afe:	f841 4b04 	str.w	r4, [r1], #4
 8004b02:	d8e7      	bhi.n	8004ad4 <__mdiff+0x5c>
 8004b04:	45bc      	cmp	ip, r7
 8004b06:	d304      	bcc.n	8004b12 <__mdiff+0x9a>
 8004b08:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004b0c:	b183      	cbz	r3, 8004b30 <__mdiff+0xb8>
 8004b0e:	6106      	str	r6, [r0, #16]
 8004b10:	e7c4      	b.n	8004a9c <__mdiff+0x24>
 8004b12:	f85c 4b04 	ldr.w	r4, [ip], #4
 8004b16:	b2a2      	uxth	r2, r4
 8004b18:	4472      	add	r2, lr
 8004b1a:	1413      	asrs	r3, r2, #16
 8004b1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004b20:	b292      	uxth	r2, r2
 8004b22:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004b26:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004b2a:	f841 2b04 	str.w	r2, [r1], #4
 8004b2e:	e7e9      	b.n	8004b04 <__mdiff+0x8c>
 8004b30:	3e01      	subs	r6, #1
 8004b32:	e7e9      	b.n	8004b08 <__mdiff+0x90>

08004b34 <__d2b>:
 8004b34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004b38:	461c      	mov	r4, r3
 8004b3a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8004b3e:	2101      	movs	r1, #1
 8004b40:	4690      	mov	r8, r2
 8004b42:	f7ff fd6b 	bl	800461c <_Balloc>
 8004b46:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8004b4a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004b4e:	4607      	mov	r7, r0
 8004b50:	bb34      	cbnz	r4, 8004ba0 <__d2b+0x6c>
 8004b52:	9201      	str	r2, [sp, #4]
 8004b54:	f1b8 0200 	subs.w	r2, r8, #0
 8004b58:	d027      	beq.n	8004baa <__d2b+0x76>
 8004b5a:	a802      	add	r0, sp, #8
 8004b5c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8004b60:	f7ff fe01 	bl	8004766 <__lo0bits>
 8004b64:	9900      	ldr	r1, [sp, #0]
 8004b66:	b1f0      	cbz	r0, 8004ba6 <__d2b+0x72>
 8004b68:	9a01      	ldr	r2, [sp, #4]
 8004b6a:	f1c0 0320 	rsb	r3, r0, #32
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	430b      	orrs	r3, r1
 8004b74:	40c2      	lsrs	r2, r0
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	9201      	str	r2, [sp, #4]
 8004b7a:	9b01      	ldr	r3, [sp, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	bf14      	ite	ne
 8004b80:	2102      	movne	r1, #2
 8004b82:	2101      	moveq	r1, #1
 8004b84:	61bb      	str	r3, [r7, #24]
 8004b86:	6139      	str	r1, [r7, #16]
 8004b88:	b1c4      	cbz	r4, 8004bbc <__d2b+0x88>
 8004b8a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004b8e:	4404      	add	r4, r0
 8004b90:	6034      	str	r4, [r6, #0]
 8004b92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004b96:	6028      	str	r0, [r5, #0]
 8004b98:	4638      	mov	r0, r7
 8004b9a:	b002      	add	sp, #8
 8004b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004ba4:	e7d5      	b.n	8004b52 <__d2b+0x1e>
 8004ba6:	6179      	str	r1, [r7, #20]
 8004ba8:	e7e7      	b.n	8004b7a <__d2b+0x46>
 8004baa:	a801      	add	r0, sp, #4
 8004bac:	f7ff fddb 	bl	8004766 <__lo0bits>
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	9b01      	ldr	r3, [sp, #4]
 8004bb4:	6139      	str	r1, [r7, #16]
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	3020      	adds	r0, #32
 8004bba:	e7e5      	b.n	8004b88 <__d2b+0x54>
 8004bbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004bc0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004bc4:	6030      	str	r0, [r6, #0]
 8004bc6:	6918      	ldr	r0, [r3, #16]
 8004bc8:	f7ff fdae 	bl	8004728 <__hi0bits>
 8004bcc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004bd0:	e7e1      	b.n	8004b96 <__d2b+0x62>

08004bd2 <_calloc_r>:
 8004bd2:	b538      	push	{r3, r4, r5, lr}
 8004bd4:	fb02 f401 	mul.w	r4, r2, r1
 8004bd8:	4621      	mov	r1, r4
 8004bda:	f000 f855 	bl	8004c88 <_malloc_r>
 8004bde:	4605      	mov	r5, r0
 8004be0:	b118      	cbz	r0, 8004bea <_calloc_r+0x18>
 8004be2:	4622      	mov	r2, r4
 8004be4:	2100      	movs	r1, #0
 8004be6:	f7fd ff20 	bl	8002a2a <memset>
 8004bea:	4628      	mov	r0, r5
 8004bec:	bd38      	pop	{r3, r4, r5, pc}
	...

08004bf0 <_free_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4605      	mov	r5, r0
 8004bf4:	2900      	cmp	r1, #0
 8004bf6:	d043      	beq.n	8004c80 <_free_r+0x90>
 8004bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bfc:	1f0c      	subs	r4, r1, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bfb8      	it	lt
 8004c02:	18e4      	addlt	r4, r4, r3
 8004c04:	f000 fbff 	bl	8005406 <__malloc_lock>
 8004c08:	4a1e      	ldr	r2, [pc, #120]	; (8004c84 <_free_r+0x94>)
 8004c0a:	6813      	ldr	r3, [r2, #0]
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	b933      	cbnz	r3, 8004c1e <_free_r+0x2e>
 8004c10:	6063      	str	r3, [r4, #4]
 8004c12:	6014      	str	r4, [r2, #0]
 8004c14:	4628      	mov	r0, r5
 8004c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c1a:	f000 bbf5 	b.w	8005408 <__malloc_unlock>
 8004c1e:	42a3      	cmp	r3, r4
 8004c20:	d90b      	bls.n	8004c3a <_free_r+0x4a>
 8004c22:	6821      	ldr	r1, [r4, #0]
 8004c24:	1862      	adds	r2, r4, r1
 8004c26:	4293      	cmp	r3, r2
 8004c28:	bf01      	itttt	eq
 8004c2a:	681a      	ldreq	r2, [r3, #0]
 8004c2c:	685b      	ldreq	r3, [r3, #4]
 8004c2e:	1852      	addeq	r2, r2, r1
 8004c30:	6022      	streq	r2, [r4, #0]
 8004c32:	6063      	str	r3, [r4, #4]
 8004c34:	6004      	str	r4, [r0, #0]
 8004c36:	e7ed      	b.n	8004c14 <_free_r+0x24>
 8004c38:	4613      	mov	r3, r2
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	b10a      	cbz	r2, 8004c42 <_free_r+0x52>
 8004c3e:	42a2      	cmp	r2, r4
 8004c40:	d9fa      	bls.n	8004c38 <_free_r+0x48>
 8004c42:	6819      	ldr	r1, [r3, #0]
 8004c44:	1858      	adds	r0, r3, r1
 8004c46:	42a0      	cmp	r0, r4
 8004c48:	d10b      	bne.n	8004c62 <_free_r+0x72>
 8004c4a:	6820      	ldr	r0, [r4, #0]
 8004c4c:	4401      	add	r1, r0
 8004c4e:	1858      	adds	r0, r3, r1
 8004c50:	4282      	cmp	r2, r0
 8004c52:	6019      	str	r1, [r3, #0]
 8004c54:	d1de      	bne.n	8004c14 <_free_r+0x24>
 8004c56:	6810      	ldr	r0, [r2, #0]
 8004c58:	6852      	ldr	r2, [r2, #4]
 8004c5a:	4401      	add	r1, r0
 8004c5c:	6019      	str	r1, [r3, #0]
 8004c5e:	605a      	str	r2, [r3, #4]
 8004c60:	e7d8      	b.n	8004c14 <_free_r+0x24>
 8004c62:	d902      	bls.n	8004c6a <_free_r+0x7a>
 8004c64:	230c      	movs	r3, #12
 8004c66:	602b      	str	r3, [r5, #0]
 8004c68:	e7d4      	b.n	8004c14 <_free_r+0x24>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	1821      	adds	r1, r4, r0
 8004c6e:	428a      	cmp	r2, r1
 8004c70:	bf01      	itttt	eq
 8004c72:	6811      	ldreq	r1, [r2, #0]
 8004c74:	6852      	ldreq	r2, [r2, #4]
 8004c76:	1809      	addeq	r1, r1, r0
 8004c78:	6021      	streq	r1, [r4, #0]
 8004c7a:	6062      	str	r2, [r4, #4]
 8004c7c:	605c      	str	r4, [r3, #4]
 8004c7e:	e7c9      	b.n	8004c14 <_free_r+0x24>
 8004c80:	bd38      	pop	{r3, r4, r5, pc}
 8004c82:	bf00      	nop
 8004c84:	200001fc 	.word	0x200001fc

08004c88 <_malloc_r>:
 8004c88:	b570      	push	{r4, r5, r6, lr}
 8004c8a:	1ccd      	adds	r5, r1, #3
 8004c8c:	f025 0503 	bic.w	r5, r5, #3
 8004c90:	3508      	adds	r5, #8
 8004c92:	2d0c      	cmp	r5, #12
 8004c94:	bf38      	it	cc
 8004c96:	250c      	movcc	r5, #12
 8004c98:	2d00      	cmp	r5, #0
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	db01      	blt.n	8004ca2 <_malloc_r+0x1a>
 8004c9e:	42a9      	cmp	r1, r5
 8004ca0:	d903      	bls.n	8004caa <_malloc_r+0x22>
 8004ca2:	230c      	movs	r3, #12
 8004ca4:	6033      	str	r3, [r6, #0]
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
 8004caa:	f000 fbac 	bl	8005406 <__malloc_lock>
 8004cae:	4a21      	ldr	r2, [pc, #132]	; (8004d34 <_malloc_r+0xac>)
 8004cb0:	6814      	ldr	r4, [r2, #0]
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	b991      	cbnz	r1, 8004cdc <_malloc_r+0x54>
 8004cb6:	4c20      	ldr	r4, [pc, #128]	; (8004d38 <_malloc_r+0xb0>)
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	b91b      	cbnz	r3, 8004cc4 <_malloc_r+0x3c>
 8004cbc:	4630      	mov	r0, r6
 8004cbe:	f000 facd 	bl	800525c <_sbrk_r>
 8004cc2:	6020      	str	r0, [r4, #0]
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f000 fac8 	bl	800525c <_sbrk_r>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d124      	bne.n	8004d1a <_malloc_r+0x92>
 8004cd0:	230c      	movs	r3, #12
 8004cd2:	4630      	mov	r0, r6
 8004cd4:	6033      	str	r3, [r6, #0]
 8004cd6:	f000 fb97 	bl	8005408 <__malloc_unlock>
 8004cda:	e7e4      	b.n	8004ca6 <_malloc_r+0x1e>
 8004cdc:	680b      	ldr	r3, [r1, #0]
 8004cde:	1b5b      	subs	r3, r3, r5
 8004ce0:	d418      	bmi.n	8004d14 <_malloc_r+0x8c>
 8004ce2:	2b0b      	cmp	r3, #11
 8004ce4:	d90f      	bls.n	8004d06 <_malloc_r+0x7e>
 8004ce6:	600b      	str	r3, [r1, #0]
 8004ce8:	18cc      	adds	r4, r1, r3
 8004cea:	50cd      	str	r5, [r1, r3]
 8004cec:	4630      	mov	r0, r6
 8004cee:	f000 fb8b 	bl	8005408 <__malloc_unlock>
 8004cf2:	f104 000b 	add.w	r0, r4, #11
 8004cf6:	1d23      	adds	r3, r4, #4
 8004cf8:	f020 0007 	bic.w	r0, r0, #7
 8004cfc:	1ac3      	subs	r3, r0, r3
 8004cfe:	d0d3      	beq.n	8004ca8 <_malloc_r+0x20>
 8004d00:	425a      	negs	r2, r3
 8004d02:	50e2      	str	r2, [r4, r3]
 8004d04:	e7d0      	b.n	8004ca8 <_malloc_r+0x20>
 8004d06:	684b      	ldr	r3, [r1, #4]
 8004d08:	428c      	cmp	r4, r1
 8004d0a:	bf16      	itet	ne
 8004d0c:	6063      	strne	r3, [r4, #4]
 8004d0e:	6013      	streq	r3, [r2, #0]
 8004d10:	460c      	movne	r4, r1
 8004d12:	e7eb      	b.n	8004cec <_malloc_r+0x64>
 8004d14:	460c      	mov	r4, r1
 8004d16:	6849      	ldr	r1, [r1, #4]
 8004d18:	e7cc      	b.n	8004cb4 <_malloc_r+0x2c>
 8004d1a:	1cc4      	adds	r4, r0, #3
 8004d1c:	f024 0403 	bic.w	r4, r4, #3
 8004d20:	42a0      	cmp	r0, r4
 8004d22:	d005      	beq.n	8004d30 <_malloc_r+0xa8>
 8004d24:	1a21      	subs	r1, r4, r0
 8004d26:	4630      	mov	r0, r6
 8004d28:	f000 fa98 	bl	800525c <_sbrk_r>
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	d0cf      	beq.n	8004cd0 <_malloc_r+0x48>
 8004d30:	6025      	str	r5, [r4, #0]
 8004d32:	e7db      	b.n	8004cec <_malloc_r+0x64>
 8004d34:	200001fc 	.word	0x200001fc
 8004d38:	20000200 	.word	0x20000200

08004d3c <__ssputs_r>:
 8004d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d40:	688e      	ldr	r6, [r1, #8]
 8004d42:	4682      	mov	sl, r0
 8004d44:	429e      	cmp	r6, r3
 8004d46:	460c      	mov	r4, r1
 8004d48:	4690      	mov	r8, r2
 8004d4a:	4699      	mov	r9, r3
 8004d4c:	d837      	bhi.n	8004dbe <__ssputs_r+0x82>
 8004d4e:	898a      	ldrh	r2, [r1, #12]
 8004d50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d54:	d031      	beq.n	8004dba <__ssputs_r+0x7e>
 8004d56:	2302      	movs	r3, #2
 8004d58:	6825      	ldr	r5, [r4, #0]
 8004d5a:	6909      	ldr	r1, [r1, #16]
 8004d5c:	1a6f      	subs	r7, r5, r1
 8004d5e:	6965      	ldr	r5, [r4, #20]
 8004d60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d64:	fb95 f5f3 	sdiv	r5, r5, r3
 8004d68:	f109 0301 	add.w	r3, r9, #1
 8004d6c:	443b      	add	r3, r7
 8004d6e:	429d      	cmp	r5, r3
 8004d70:	bf38      	it	cc
 8004d72:	461d      	movcc	r5, r3
 8004d74:	0553      	lsls	r3, r2, #21
 8004d76:	d530      	bpl.n	8004dda <__ssputs_r+0x9e>
 8004d78:	4629      	mov	r1, r5
 8004d7a:	f7ff ff85 	bl	8004c88 <_malloc_r>
 8004d7e:	4606      	mov	r6, r0
 8004d80:	b950      	cbnz	r0, 8004d98 <__ssputs_r+0x5c>
 8004d82:	230c      	movs	r3, #12
 8004d84:	f04f 30ff 	mov.w	r0, #4294967295
 8004d88:	f8ca 3000 	str.w	r3, [sl]
 8004d8c:	89a3      	ldrh	r3, [r4, #12]
 8004d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d92:	81a3      	strh	r3, [r4, #12]
 8004d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d98:	463a      	mov	r2, r7
 8004d9a:	6921      	ldr	r1, [r4, #16]
 8004d9c:	f7fd fe3a 	bl	8002a14 <memcpy>
 8004da0:	89a3      	ldrh	r3, [r4, #12]
 8004da2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004daa:	81a3      	strh	r3, [r4, #12]
 8004dac:	6126      	str	r6, [r4, #16]
 8004dae:	443e      	add	r6, r7
 8004db0:	6026      	str	r6, [r4, #0]
 8004db2:	464e      	mov	r6, r9
 8004db4:	6165      	str	r5, [r4, #20]
 8004db6:	1bed      	subs	r5, r5, r7
 8004db8:	60a5      	str	r5, [r4, #8]
 8004dba:	454e      	cmp	r6, r9
 8004dbc:	d900      	bls.n	8004dc0 <__ssputs_r+0x84>
 8004dbe:	464e      	mov	r6, r9
 8004dc0:	4632      	mov	r2, r6
 8004dc2:	4641      	mov	r1, r8
 8004dc4:	6820      	ldr	r0, [r4, #0]
 8004dc6:	f000 fb05 	bl	80053d4 <memmove>
 8004dca:	68a3      	ldr	r3, [r4, #8]
 8004dcc:	2000      	movs	r0, #0
 8004dce:	1b9b      	subs	r3, r3, r6
 8004dd0:	60a3      	str	r3, [r4, #8]
 8004dd2:	6823      	ldr	r3, [r4, #0]
 8004dd4:	441e      	add	r6, r3
 8004dd6:	6026      	str	r6, [r4, #0]
 8004dd8:	e7dc      	b.n	8004d94 <__ssputs_r+0x58>
 8004dda:	462a      	mov	r2, r5
 8004ddc:	f000 fb15 	bl	800540a <_realloc_r>
 8004de0:	4606      	mov	r6, r0
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d1e2      	bne.n	8004dac <__ssputs_r+0x70>
 8004de6:	6921      	ldr	r1, [r4, #16]
 8004de8:	4650      	mov	r0, sl
 8004dea:	f7ff ff01 	bl	8004bf0 <_free_r>
 8004dee:	e7c8      	b.n	8004d82 <__ssputs_r+0x46>

08004df0 <_svfiprintf_r>:
 8004df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004df4:	461d      	mov	r5, r3
 8004df6:	898b      	ldrh	r3, [r1, #12]
 8004df8:	b09d      	sub	sp, #116	; 0x74
 8004dfa:	061f      	lsls	r7, r3, #24
 8004dfc:	4680      	mov	r8, r0
 8004dfe:	460c      	mov	r4, r1
 8004e00:	4616      	mov	r6, r2
 8004e02:	d50f      	bpl.n	8004e24 <_svfiprintf_r+0x34>
 8004e04:	690b      	ldr	r3, [r1, #16]
 8004e06:	b96b      	cbnz	r3, 8004e24 <_svfiprintf_r+0x34>
 8004e08:	2140      	movs	r1, #64	; 0x40
 8004e0a:	f7ff ff3d 	bl	8004c88 <_malloc_r>
 8004e0e:	6020      	str	r0, [r4, #0]
 8004e10:	6120      	str	r0, [r4, #16]
 8004e12:	b928      	cbnz	r0, 8004e20 <_svfiprintf_r+0x30>
 8004e14:	230c      	movs	r3, #12
 8004e16:	f8c8 3000 	str.w	r3, [r8]
 8004e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1e:	e0c8      	b.n	8004fb2 <_svfiprintf_r+0x1c2>
 8004e20:	2340      	movs	r3, #64	; 0x40
 8004e22:	6163      	str	r3, [r4, #20]
 8004e24:	2300      	movs	r3, #0
 8004e26:	9309      	str	r3, [sp, #36]	; 0x24
 8004e28:	2320      	movs	r3, #32
 8004e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e2e:	2330      	movs	r3, #48	; 0x30
 8004e30:	f04f 0b01 	mov.w	fp, #1
 8004e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e38:	9503      	str	r5, [sp, #12]
 8004e3a:	4637      	mov	r7, r6
 8004e3c:	463d      	mov	r5, r7
 8004e3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004e42:	b10b      	cbz	r3, 8004e48 <_svfiprintf_r+0x58>
 8004e44:	2b25      	cmp	r3, #37	; 0x25
 8004e46:	d13e      	bne.n	8004ec6 <_svfiprintf_r+0xd6>
 8004e48:	ebb7 0a06 	subs.w	sl, r7, r6
 8004e4c:	d00b      	beq.n	8004e66 <_svfiprintf_r+0x76>
 8004e4e:	4653      	mov	r3, sl
 8004e50:	4632      	mov	r2, r6
 8004e52:	4621      	mov	r1, r4
 8004e54:	4640      	mov	r0, r8
 8004e56:	f7ff ff71 	bl	8004d3c <__ssputs_r>
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	f000 80a4 	beq.w	8004fa8 <_svfiprintf_r+0x1b8>
 8004e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e62:	4453      	add	r3, sl
 8004e64:	9309      	str	r3, [sp, #36]	; 0x24
 8004e66:	783b      	ldrb	r3, [r7, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 809d 	beq.w	8004fa8 <_svfiprintf_r+0x1b8>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f04f 32ff 	mov.w	r2, #4294967295
 8004e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e78:	9304      	str	r3, [sp, #16]
 8004e7a:	9307      	str	r3, [sp, #28]
 8004e7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e80:	931a      	str	r3, [sp, #104]	; 0x68
 8004e82:	462f      	mov	r7, r5
 8004e84:	2205      	movs	r2, #5
 8004e86:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004e8a:	4850      	ldr	r0, [pc, #320]	; (8004fcc <_svfiprintf_r+0x1dc>)
 8004e8c:	f7ff fbb8 	bl	8004600 <memchr>
 8004e90:	9b04      	ldr	r3, [sp, #16]
 8004e92:	b9d0      	cbnz	r0, 8004eca <_svfiprintf_r+0xda>
 8004e94:	06d9      	lsls	r1, r3, #27
 8004e96:	bf44      	itt	mi
 8004e98:	2220      	movmi	r2, #32
 8004e9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e9e:	071a      	lsls	r2, r3, #28
 8004ea0:	bf44      	itt	mi
 8004ea2:	222b      	movmi	r2, #43	; 0x2b
 8004ea4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004ea8:	782a      	ldrb	r2, [r5, #0]
 8004eaa:	2a2a      	cmp	r2, #42	; 0x2a
 8004eac:	d015      	beq.n	8004eda <_svfiprintf_r+0xea>
 8004eae:	462f      	mov	r7, r5
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	250a      	movs	r5, #10
 8004eb4:	9a07      	ldr	r2, [sp, #28]
 8004eb6:	4639      	mov	r1, r7
 8004eb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ebc:	3b30      	subs	r3, #48	; 0x30
 8004ebe:	2b09      	cmp	r3, #9
 8004ec0:	d94d      	bls.n	8004f5e <_svfiprintf_r+0x16e>
 8004ec2:	b1b8      	cbz	r0, 8004ef4 <_svfiprintf_r+0x104>
 8004ec4:	e00f      	b.n	8004ee6 <_svfiprintf_r+0xf6>
 8004ec6:	462f      	mov	r7, r5
 8004ec8:	e7b8      	b.n	8004e3c <_svfiprintf_r+0x4c>
 8004eca:	4a40      	ldr	r2, [pc, #256]	; (8004fcc <_svfiprintf_r+0x1dc>)
 8004ecc:	463d      	mov	r5, r7
 8004ece:	1a80      	subs	r0, r0, r2
 8004ed0:	fa0b f000 	lsl.w	r0, fp, r0
 8004ed4:	4318      	orrs	r0, r3
 8004ed6:	9004      	str	r0, [sp, #16]
 8004ed8:	e7d3      	b.n	8004e82 <_svfiprintf_r+0x92>
 8004eda:	9a03      	ldr	r2, [sp, #12]
 8004edc:	1d11      	adds	r1, r2, #4
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	9103      	str	r1, [sp, #12]
 8004ee2:	2a00      	cmp	r2, #0
 8004ee4:	db01      	blt.n	8004eea <_svfiprintf_r+0xfa>
 8004ee6:	9207      	str	r2, [sp, #28]
 8004ee8:	e004      	b.n	8004ef4 <_svfiprintf_r+0x104>
 8004eea:	4252      	negs	r2, r2
 8004eec:	f043 0302 	orr.w	r3, r3, #2
 8004ef0:	9207      	str	r2, [sp, #28]
 8004ef2:	9304      	str	r3, [sp, #16]
 8004ef4:	783b      	ldrb	r3, [r7, #0]
 8004ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8004ef8:	d10c      	bne.n	8004f14 <_svfiprintf_r+0x124>
 8004efa:	787b      	ldrb	r3, [r7, #1]
 8004efc:	2b2a      	cmp	r3, #42	; 0x2a
 8004efe:	d133      	bne.n	8004f68 <_svfiprintf_r+0x178>
 8004f00:	9b03      	ldr	r3, [sp, #12]
 8004f02:	3702      	adds	r7, #2
 8004f04:	1d1a      	adds	r2, r3, #4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	9203      	str	r2, [sp, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	bfb8      	it	lt
 8004f0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f12:	9305      	str	r3, [sp, #20]
 8004f14:	4d2e      	ldr	r5, [pc, #184]	; (8004fd0 <_svfiprintf_r+0x1e0>)
 8004f16:	2203      	movs	r2, #3
 8004f18:	7839      	ldrb	r1, [r7, #0]
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	f7ff fb70 	bl	8004600 <memchr>
 8004f20:	b138      	cbz	r0, 8004f32 <_svfiprintf_r+0x142>
 8004f22:	2340      	movs	r3, #64	; 0x40
 8004f24:	1b40      	subs	r0, r0, r5
 8004f26:	fa03 f000 	lsl.w	r0, r3, r0
 8004f2a:	9b04      	ldr	r3, [sp, #16]
 8004f2c:	3701      	adds	r7, #1
 8004f2e:	4303      	orrs	r3, r0
 8004f30:	9304      	str	r3, [sp, #16]
 8004f32:	7839      	ldrb	r1, [r7, #0]
 8004f34:	2206      	movs	r2, #6
 8004f36:	4827      	ldr	r0, [pc, #156]	; (8004fd4 <_svfiprintf_r+0x1e4>)
 8004f38:	1c7e      	adds	r6, r7, #1
 8004f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f3e:	f7ff fb5f 	bl	8004600 <memchr>
 8004f42:	2800      	cmp	r0, #0
 8004f44:	d038      	beq.n	8004fb8 <_svfiprintf_r+0x1c8>
 8004f46:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <_svfiprintf_r+0x1e8>)
 8004f48:	bb13      	cbnz	r3, 8004f90 <_svfiprintf_r+0x1a0>
 8004f4a:	9b03      	ldr	r3, [sp, #12]
 8004f4c:	3307      	adds	r3, #7
 8004f4e:	f023 0307 	bic.w	r3, r3, #7
 8004f52:	3308      	adds	r3, #8
 8004f54:	9303      	str	r3, [sp, #12]
 8004f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f58:	444b      	add	r3, r9
 8004f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f5c:	e76d      	b.n	8004e3a <_svfiprintf_r+0x4a>
 8004f5e:	fb05 3202 	mla	r2, r5, r2, r3
 8004f62:	2001      	movs	r0, #1
 8004f64:	460f      	mov	r7, r1
 8004f66:	e7a6      	b.n	8004eb6 <_svfiprintf_r+0xc6>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	250a      	movs	r5, #10
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	3701      	adds	r7, #1
 8004f70:	9305      	str	r3, [sp, #20]
 8004f72:	4638      	mov	r0, r7
 8004f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f78:	3a30      	subs	r2, #48	; 0x30
 8004f7a:	2a09      	cmp	r2, #9
 8004f7c:	d903      	bls.n	8004f86 <_svfiprintf_r+0x196>
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0c8      	beq.n	8004f14 <_svfiprintf_r+0x124>
 8004f82:	9105      	str	r1, [sp, #20]
 8004f84:	e7c6      	b.n	8004f14 <_svfiprintf_r+0x124>
 8004f86:	fb05 2101 	mla	r1, r5, r1, r2
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	4607      	mov	r7, r0
 8004f8e:	e7f0      	b.n	8004f72 <_svfiprintf_r+0x182>
 8004f90:	ab03      	add	r3, sp, #12
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	4622      	mov	r2, r4
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <_svfiprintf_r+0x1ec>)
 8004f98:	a904      	add	r1, sp, #16
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	f7fd fdde 	bl	8002b5c <_printf_float>
 8004fa0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004fa4:	4681      	mov	r9, r0
 8004fa6:	d1d6      	bne.n	8004f56 <_svfiprintf_r+0x166>
 8004fa8:	89a3      	ldrh	r3, [r4, #12]
 8004faa:	065b      	lsls	r3, r3, #25
 8004fac:	f53f af35 	bmi.w	8004e1a <_svfiprintf_r+0x2a>
 8004fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fb2:	b01d      	add	sp, #116	; 0x74
 8004fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb8:	ab03      	add	r3, sp, #12
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	4622      	mov	r2, r4
 8004fbe:	4b07      	ldr	r3, [pc, #28]	; (8004fdc <_svfiprintf_r+0x1ec>)
 8004fc0:	a904      	add	r1, sp, #16
 8004fc2:	4640      	mov	r0, r8
 8004fc4:	f7fe f876 	bl	80030b4 <_printf_i>
 8004fc8:	e7ea      	b.n	8004fa0 <_svfiprintf_r+0x1b0>
 8004fca:	bf00      	nop
 8004fcc:	080057b4 	.word	0x080057b4
 8004fd0:	080057ba 	.word	0x080057ba
 8004fd4:	080057be 	.word	0x080057be
 8004fd8:	08002b5d 	.word	0x08002b5d
 8004fdc:	08004d3d 	.word	0x08004d3d

08004fe0 <__sfputc_r>:
 8004fe0:	6893      	ldr	r3, [r2, #8]
 8004fe2:	b410      	push	{r4}
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	6093      	str	r3, [r2, #8]
 8004fea:	da07      	bge.n	8004ffc <__sfputc_r+0x1c>
 8004fec:	6994      	ldr	r4, [r2, #24]
 8004fee:	42a3      	cmp	r3, r4
 8004ff0:	db01      	blt.n	8004ff6 <__sfputc_r+0x16>
 8004ff2:	290a      	cmp	r1, #10
 8004ff4:	d102      	bne.n	8004ffc <__sfputc_r+0x1c>
 8004ff6:	bc10      	pop	{r4}
 8004ff8:	f7fe ba0a 	b.w	8003410 <__swbuf_r>
 8004ffc:	6813      	ldr	r3, [r2, #0]
 8004ffe:	1c58      	adds	r0, r3, #1
 8005000:	6010      	str	r0, [r2, #0]
 8005002:	7019      	strb	r1, [r3, #0]
 8005004:	4608      	mov	r0, r1
 8005006:	bc10      	pop	{r4}
 8005008:	4770      	bx	lr

0800500a <__sfputs_r>:
 800500a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500c:	4606      	mov	r6, r0
 800500e:	460f      	mov	r7, r1
 8005010:	4614      	mov	r4, r2
 8005012:	18d5      	adds	r5, r2, r3
 8005014:	42ac      	cmp	r4, r5
 8005016:	d101      	bne.n	800501c <__sfputs_r+0x12>
 8005018:	2000      	movs	r0, #0
 800501a:	e007      	b.n	800502c <__sfputs_r+0x22>
 800501c:	463a      	mov	r2, r7
 800501e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005022:	4630      	mov	r0, r6
 8005024:	f7ff ffdc 	bl	8004fe0 <__sfputc_r>
 8005028:	1c43      	adds	r3, r0, #1
 800502a:	d1f3      	bne.n	8005014 <__sfputs_r+0xa>
 800502c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005030 <_vfiprintf_r>:
 8005030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005034:	460c      	mov	r4, r1
 8005036:	b09d      	sub	sp, #116	; 0x74
 8005038:	4617      	mov	r7, r2
 800503a:	461d      	mov	r5, r3
 800503c:	4606      	mov	r6, r0
 800503e:	b118      	cbz	r0, 8005048 <_vfiprintf_r+0x18>
 8005040:	6983      	ldr	r3, [r0, #24]
 8005042:	b90b      	cbnz	r3, 8005048 <_vfiprintf_r+0x18>
 8005044:	f7ff f9d8 	bl	80043f8 <__sinit>
 8005048:	4b7c      	ldr	r3, [pc, #496]	; (800523c <_vfiprintf_r+0x20c>)
 800504a:	429c      	cmp	r4, r3
 800504c:	d158      	bne.n	8005100 <_vfiprintf_r+0xd0>
 800504e:	6874      	ldr	r4, [r6, #4]
 8005050:	89a3      	ldrh	r3, [r4, #12]
 8005052:	0718      	lsls	r0, r3, #28
 8005054:	d55e      	bpl.n	8005114 <_vfiprintf_r+0xe4>
 8005056:	6923      	ldr	r3, [r4, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d05b      	beq.n	8005114 <_vfiprintf_r+0xe4>
 800505c:	2300      	movs	r3, #0
 800505e:	9309      	str	r3, [sp, #36]	; 0x24
 8005060:	2320      	movs	r3, #32
 8005062:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005066:	2330      	movs	r3, #48	; 0x30
 8005068:	f04f 0b01 	mov.w	fp, #1
 800506c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005070:	9503      	str	r5, [sp, #12]
 8005072:	46b8      	mov	r8, r7
 8005074:	4645      	mov	r5, r8
 8005076:	f815 3b01 	ldrb.w	r3, [r5], #1
 800507a:	b10b      	cbz	r3, 8005080 <_vfiprintf_r+0x50>
 800507c:	2b25      	cmp	r3, #37	; 0x25
 800507e:	d154      	bne.n	800512a <_vfiprintf_r+0xfa>
 8005080:	ebb8 0a07 	subs.w	sl, r8, r7
 8005084:	d00b      	beq.n	800509e <_vfiprintf_r+0x6e>
 8005086:	4653      	mov	r3, sl
 8005088:	463a      	mov	r2, r7
 800508a:	4621      	mov	r1, r4
 800508c:	4630      	mov	r0, r6
 800508e:	f7ff ffbc 	bl	800500a <__sfputs_r>
 8005092:	3001      	adds	r0, #1
 8005094:	f000 80c2 	beq.w	800521c <_vfiprintf_r+0x1ec>
 8005098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800509a:	4453      	add	r3, sl
 800509c:	9309      	str	r3, [sp, #36]	; 0x24
 800509e:	f898 3000 	ldrb.w	r3, [r8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 80ba 	beq.w	800521c <_vfiprintf_r+0x1ec>
 80050a8:	2300      	movs	r3, #0
 80050aa:	f04f 32ff 	mov.w	r2, #4294967295
 80050ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050b2:	9304      	str	r3, [sp, #16]
 80050b4:	9307      	str	r3, [sp, #28]
 80050b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050ba:	931a      	str	r3, [sp, #104]	; 0x68
 80050bc:	46a8      	mov	r8, r5
 80050be:	2205      	movs	r2, #5
 80050c0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80050c4:	485e      	ldr	r0, [pc, #376]	; (8005240 <_vfiprintf_r+0x210>)
 80050c6:	f7ff fa9b 	bl	8004600 <memchr>
 80050ca:	9b04      	ldr	r3, [sp, #16]
 80050cc:	bb78      	cbnz	r0, 800512e <_vfiprintf_r+0xfe>
 80050ce:	06d9      	lsls	r1, r3, #27
 80050d0:	bf44      	itt	mi
 80050d2:	2220      	movmi	r2, #32
 80050d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80050d8:	071a      	lsls	r2, r3, #28
 80050da:	bf44      	itt	mi
 80050dc:	222b      	movmi	r2, #43	; 0x2b
 80050de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80050e2:	782a      	ldrb	r2, [r5, #0]
 80050e4:	2a2a      	cmp	r2, #42	; 0x2a
 80050e6:	d02a      	beq.n	800513e <_vfiprintf_r+0x10e>
 80050e8:	46a8      	mov	r8, r5
 80050ea:	2000      	movs	r0, #0
 80050ec:	250a      	movs	r5, #10
 80050ee:	9a07      	ldr	r2, [sp, #28]
 80050f0:	4641      	mov	r1, r8
 80050f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050f6:	3b30      	subs	r3, #48	; 0x30
 80050f8:	2b09      	cmp	r3, #9
 80050fa:	d969      	bls.n	80051d0 <_vfiprintf_r+0x1a0>
 80050fc:	b360      	cbz	r0, 8005158 <_vfiprintf_r+0x128>
 80050fe:	e024      	b.n	800514a <_vfiprintf_r+0x11a>
 8005100:	4b50      	ldr	r3, [pc, #320]	; (8005244 <_vfiprintf_r+0x214>)
 8005102:	429c      	cmp	r4, r3
 8005104:	d101      	bne.n	800510a <_vfiprintf_r+0xda>
 8005106:	68b4      	ldr	r4, [r6, #8]
 8005108:	e7a2      	b.n	8005050 <_vfiprintf_r+0x20>
 800510a:	4b4f      	ldr	r3, [pc, #316]	; (8005248 <_vfiprintf_r+0x218>)
 800510c:	429c      	cmp	r4, r3
 800510e:	bf08      	it	eq
 8005110:	68f4      	ldreq	r4, [r6, #12]
 8005112:	e79d      	b.n	8005050 <_vfiprintf_r+0x20>
 8005114:	4621      	mov	r1, r4
 8005116:	4630      	mov	r0, r6
 8005118:	f7fe f9cc 	bl	80034b4 <__swsetup_r>
 800511c:	2800      	cmp	r0, #0
 800511e:	d09d      	beq.n	800505c <_vfiprintf_r+0x2c>
 8005120:	f04f 30ff 	mov.w	r0, #4294967295
 8005124:	b01d      	add	sp, #116	; 0x74
 8005126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800512a:	46a8      	mov	r8, r5
 800512c:	e7a2      	b.n	8005074 <_vfiprintf_r+0x44>
 800512e:	4a44      	ldr	r2, [pc, #272]	; (8005240 <_vfiprintf_r+0x210>)
 8005130:	4645      	mov	r5, r8
 8005132:	1a80      	subs	r0, r0, r2
 8005134:	fa0b f000 	lsl.w	r0, fp, r0
 8005138:	4318      	orrs	r0, r3
 800513a:	9004      	str	r0, [sp, #16]
 800513c:	e7be      	b.n	80050bc <_vfiprintf_r+0x8c>
 800513e:	9a03      	ldr	r2, [sp, #12]
 8005140:	1d11      	adds	r1, r2, #4
 8005142:	6812      	ldr	r2, [r2, #0]
 8005144:	9103      	str	r1, [sp, #12]
 8005146:	2a00      	cmp	r2, #0
 8005148:	db01      	blt.n	800514e <_vfiprintf_r+0x11e>
 800514a:	9207      	str	r2, [sp, #28]
 800514c:	e004      	b.n	8005158 <_vfiprintf_r+0x128>
 800514e:	4252      	negs	r2, r2
 8005150:	f043 0302 	orr.w	r3, r3, #2
 8005154:	9207      	str	r2, [sp, #28]
 8005156:	9304      	str	r3, [sp, #16]
 8005158:	f898 3000 	ldrb.w	r3, [r8]
 800515c:	2b2e      	cmp	r3, #46	; 0x2e
 800515e:	d10e      	bne.n	800517e <_vfiprintf_r+0x14e>
 8005160:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005164:	2b2a      	cmp	r3, #42	; 0x2a
 8005166:	d138      	bne.n	80051da <_vfiprintf_r+0x1aa>
 8005168:	9b03      	ldr	r3, [sp, #12]
 800516a:	f108 0802 	add.w	r8, r8, #2
 800516e:	1d1a      	adds	r2, r3, #4
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	9203      	str	r2, [sp, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	bfb8      	it	lt
 8005178:	f04f 33ff 	movlt.w	r3, #4294967295
 800517c:	9305      	str	r3, [sp, #20]
 800517e:	4d33      	ldr	r5, [pc, #204]	; (800524c <_vfiprintf_r+0x21c>)
 8005180:	2203      	movs	r2, #3
 8005182:	f898 1000 	ldrb.w	r1, [r8]
 8005186:	4628      	mov	r0, r5
 8005188:	f7ff fa3a 	bl	8004600 <memchr>
 800518c:	b140      	cbz	r0, 80051a0 <_vfiprintf_r+0x170>
 800518e:	2340      	movs	r3, #64	; 0x40
 8005190:	1b40      	subs	r0, r0, r5
 8005192:	fa03 f000 	lsl.w	r0, r3, r0
 8005196:	9b04      	ldr	r3, [sp, #16]
 8005198:	f108 0801 	add.w	r8, r8, #1
 800519c:	4303      	orrs	r3, r0
 800519e:	9304      	str	r3, [sp, #16]
 80051a0:	f898 1000 	ldrb.w	r1, [r8]
 80051a4:	2206      	movs	r2, #6
 80051a6:	482a      	ldr	r0, [pc, #168]	; (8005250 <_vfiprintf_r+0x220>)
 80051a8:	f108 0701 	add.w	r7, r8, #1
 80051ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051b0:	f7ff fa26 	bl	8004600 <memchr>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d037      	beq.n	8005228 <_vfiprintf_r+0x1f8>
 80051b8:	4b26      	ldr	r3, [pc, #152]	; (8005254 <_vfiprintf_r+0x224>)
 80051ba:	bb1b      	cbnz	r3, 8005204 <_vfiprintf_r+0x1d4>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	3307      	adds	r3, #7
 80051c0:	f023 0307 	bic.w	r3, r3, #7
 80051c4:	3308      	adds	r3, #8
 80051c6:	9303      	str	r3, [sp, #12]
 80051c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ca:	444b      	add	r3, r9
 80051cc:	9309      	str	r3, [sp, #36]	; 0x24
 80051ce:	e750      	b.n	8005072 <_vfiprintf_r+0x42>
 80051d0:	fb05 3202 	mla	r2, r5, r2, r3
 80051d4:	2001      	movs	r0, #1
 80051d6:	4688      	mov	r8, r1
 80051d8:	e78a      	b.n	80050f0 <_vfiprintf_r+0xc0>
 80051da:	2300      	movs	r3, #0
 80051dc:	250a      	movs	r5, #10
 80051de:	4619      	mov	r1, r3
 80051e0:	f108 0801 	add.w	r8, r8, #1
 80051e4:	9305      	str	r3, [sp, #20]
 80051e6:	4640      	mov	r0, r8
 80051e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051ec:	3a30      	subs	r2, #48	; 0x30
 80051ee:	2a09      	cmp	r2, #9
 80051f0:	d903      	bls.n	80051fa <_vfiprintf_r+0x1ca>
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0c3      	beq.n	800517e <_vfiprintf_r+0x14e>
 80051f6:	9105      	str	r1, [sp, #20]
 80051f8:	e7c1      	b.n	800517e <_vfiprintf_r+0x14e>
 80051fa:	fb05 2101 	mla	r1, r5, r1, r2
 80051fe:	2301      	movs	r3, #1
 8005200:	4680      	mov	r8, r0
 8005202:	e7f0      	b.n	80051e6 <_vfiprintf_r+0x1b6>
 8005204:	ab03      	add	r3, sp, #12
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	4622      	mov	r2, r4
 800520a:	4b13      	ldr	r3, [pc, #76]	; (8005258 <_vfiprintf_r+0x228>)
 800520c:	a904      	add	r1, sp, #16
 800520e:	4630      	mov	r0, r6
 8005210:	f7fd fca4 	bl	8002b5c <_printf_float>
 8005214:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005218:	4681      	mov	r9, r0
 800521a:	d1d5      	bne.n	80051c8 <_vfiprintf_r+0x198>
 800521c:	89a3      	ldrh	r3, [r4, #12]
 800521e:	065b      	lsls	r3, r3, #25
 8005220:	f53f af7e 	bmi.w	8005120 <_vfiprintf_r+0xf0>
 8005224:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005226:	e77d      	b.n	8005124 <_vfiprintf_r+0xf4>
 8005228:	ab03      	add	r3, sp, #12
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	4622      	mov	r2, r4
 800522e:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <_vfiprintf_r+0x228>)
 8005230:	a904      	add	r1, sp, #16
 8005232:	4630      	mov	r0, r6
 8005234:	f7fd ff3e 	bl	80030b4 <_printf_i>
 8005238:	e7ec      	b.n	8005214 <_vfiprintf_r+0x1e4>
 800523a:	bf00      	nop
 800523c:	08005678 	.word	0x08005678
 8005240:	080057b4 	.word	0x080057b4
 8005244:	08005698 	.word	0x08005698
 8005248:	08005658 	.word	0x08005658
 800524c:	080057ba 	.word	0x080057ba
 8005250:	080057be 	.word	0x080057be
 8005254:	08002b5d 	.word	0x08002b5d
 8005258:	0800500b 	.word	0x0800500b

0800525c <_sbrk_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	2300      	movs	r3, #0
 8005260:	4c05      	ldr	r4, [pc, #20]	; (8005278 <_sbrk_r+0x1c>)
 8005262:	4605      	mov	r5, r0
 8005264:	4608      	mov	r0, r1
 8005266:	6023      	str	r3, [r4, #0]
 8005268:	f7fd fb38 	bl	80028dc <_sbrk>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d102      	bne.n	8005276 <_sbrk_r+0x1a>
 8005270:	6823      	ldr	r3, [r4, #0]
 8005272:	b103      	cbz	r3, 8005276 <_sbrk_r+0x1a>
 8005274:	602b      	str	r3, [r5, #0]
 8005276:	bd38      	pop	{r3, r4, r5, pc}
 8005278:	2000049c 	.word	0x2000049c

0800527c <__sread>:
 800527c:	b510      	push	{r4, lr}
 800527e:	460c      	mov	r4, r1
 8005280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005284:	f000 f8e8 	bl	8005458 <_read_r>
 8005288:	2800      	cmp	r0, #0
 800528a:	bfab      	itete	ge
 800528c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800528e:	89a3      	ldrhlt	r3, [r4, #12]
 8005290:	181b      	addge	r3, r3, r0
 8005292:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005296:	bfac      	ite	ge
 8005298:	6563      	strge	r3, [r4, #84]	; 0x54
 800529a:	81a3      	strhlt	r3, [r4, #12]
 800529c:	bd10      	pop	{r4, pc}

0800529e <__swrite>:
 800529e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052a2:	461f      	mov	r7, r3
 80052a4:	898b      	ldrh	r3, [r1, #12]
 80052a6:	4605      	mov	r5, r0
 80052a8:	05db      	lsls	r3, r3, #23
 80052aa:	460c      	mov	r4, r1
 80052ac:	4616      	mov	r6, r2
 80052ae:	d505      	bpl.n	80052bc <__swrite+0x1e>
 80052b0:	2302      	movs	r3, #2
 80052b2:	2200      	movs	r2, #0
 80052b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b8:	f000 f868 	bl	800538c <_lseek_r>
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	4632      	mov	r2, r6
 80052c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052c4:	81a3      	strh	r3, [r4, #12]
 80052c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052ca:	463b      	mov	r3, r7
 80052cc:	4628      	mov	r0, r5
 80052ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052d2:	f000 b817 	b.w	8005304 <_write_r>

080052d6 <__sseek>:
 80052d6:	b510      	push	{r4, lr}
 80052d8:	460c      	mov	r4, r1
 80052da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052de:	f000 f855 	bl	800538c <_lseek_r>
 80052e2:	1c43      	adds	r3, r0, #1
 80052e4:	89a3      	ldrh	r3, [r4, #12]
 80052e6:	bf15      	itete	ne
 80052e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80052ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052f2:	81a3      	strheq	r3, [r4, #12]
 80052f4:	bf18      	it	ne
 80052f6:	81a3      	strhne	r3, [r4, #12]
 80052f8:	bd10      	pop	{r4, pc}

080052fa <__sclose>:
 80052fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052fe:	f000 b813 	b.w	8005328 <_close_r>
	...

08005304 <_write_r>:
 8005304:	b538      	push	{r3, r4, r5, lr}
 8005306:	4605      	mov	r5, r0
 8005308:	4608      	mov	r0, r1
 800530a:	4611      	mov	r1, r2
 800530c:	2200      	movs	r2, #0
 800530e:	4c05      	ldr	r4, [pc, #20]	; (8005324 <_write_r+0x20>)
 8005310:	6022      	str	r2, [r4, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	f7fd f99e 	bl	8002654 <_write>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_write_r+0x1e>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	b103      	cbz	r3, 8005322 <_write_r+0x1e>
 8005320:	602b      	str	r3, [r5, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	2000049c 	.word	0x2000049c

08005328 <_close_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	2300      	movs	r3, #0
 800532c:	4c05      	ldr	r4, [pc, #20]	; (8005344 <_close_r+0x1c>)
 800532e:	4605      	mov	r5, r0
 8005330:	4608      	mov	r0, r1
 8005332:	6023      	str	r3, [r4, #0]
 8005334:	f7fd faec 	bl	8002910 <_close>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d102      	bne.n	8005342 <_close_r+0x1a>
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	b103      	cbz	r3, 8005342 <_close_r+0x1a>
 8005340:	602b      	str	r3, [r5, #0]
 8005342:	bd38      	pop	{r3, r4, r5, pc}
 8005344:	2000049c 	.word	0x2000049c

08005348 <_fstat_r>:
 8005348:	b538      	push	{r3, r4, r5, lr}
 800534a:	2300      	movs	r3, #0
 800534c:	4c06      	ldr	r4, [pc, #24]	; (8005368 <_fstat_r+0x20>)
 800534e:	4605      	mov	r5, r0
 8005350:	4608      	mov	r0, r1
 8005352:	4611      	mov	r1, r2
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	f7fd fade 	bl	8002916 <_fstat>
 800535a:	1c43      	adds	r3, r0, #1
 800535c:	d102      	bne.n	8005364 <_fstat_r+0x1c>
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	b103      	cbz	r3, 8005364 <_fstat_r+0x1c>
 8005362:	602b      	str	r3, [r5, #0]
 8005364:	bd38      	pop	{r3, r4, r5, pc}
 8005366:	bf00      	nop
 8005368:	2000049c 	.word	0x2000049c

0800536c <_isatty_r>:
 800536c:	b538      	push	{r3, r4, r5, lr}
 800536e:	2300      	movs	r3, #0
 8005370:	4c05      	ldr	r4, [pc, #20]	; (8005388 <_isatty_r+0x1c>)
 8005372:	4605      	mov	r5, r0
 8005374:	4608      	mov	r0, r1
 8005376:	6023      	str	r3, [r4, #0]
 8005378:	f7fd fad2 	bl	8002920 <_isatty>
 800537c:	1c43      	adds	r3, r0, #1
 800537e:	d102      	bne.n	8005386 <_isatty_r+0x1a>
 8005380:	6823      	ldr	r3, [r4, #0]
 8005382:	b103      	cbz	r3, 8005386 <_isatty_r+0x1a>
 8005384:	602b      	str	r3, [r5, #0]
 8005386:	bd38      	pop	{r3, r4, r5, pc}
 8005388:	2000049c 	.word	0x2000049c

0800538c <_lseek_r>:
 800538c:	b538      	push	{r3, r4, r5, lr}
 800538e:	4605      	mov	r5, r0
 8005390:	4608      	mov	r0, r1
 8005392:	4611      	mov	r1, r2
 8005394:	2200      	movs	r2, #0
 8005396:	4c05      	ldr	r4, [pc, #20]	; (80053ac <_lseek_r+0x20>)
 8005398:	6022      	str	r2, [r4, #0]
 800539a:	461a      	mov	r2, r3
 800539c:	f7fd fac2 	bl	8002924 <_lseek>
 80053a0:	1c43      	adds	r3, r0, #1
 80053a2:	d102      	bne.n	80053aa <_lseek_r+0x1e>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	b103      	cbz	r3, 80053aa <_lseek_r+0x1e>
 80053a8:	602b      	str	r3, [r5, #0]
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	2000049c 	.word	0x2000049c

080053b0 <__ascii_mbtowc>:
 80053b0:	b082      	sub	sp, #8
 80053b2:	b901      	cbnz	r1, 80053b6 <__ascii_mbtowc+0x6>
 80053b4:	a901      	add	r1, sp, #4
 80053b6:	b142      	cbz	r2, 80053ca <__ascii_mbtowc+0x1a>
 80053b8:	b14b      	cbz	r3, 80053ce <__ascii_mbtowc+0x1e>
 80053ba:	7813      	ldrb	r3, [r2, #0]
 80053bc:	600b      	str	r3, [r1, #0]
 80053be:	7812      	ldrb	r2, [r2, #0]
 80053c0:	1c10      	adds	r0, r2, #0
 80053c2:	bf18      	it	ne
 80053c4:	2001      	movne	r0, #1
 80053c6:	b002      	add	sp, #8
 80053c8:	4770      	bx	lr
 80053ca:	4610      	mov	r0, r2
 80053cc:	e7fb      	b.n	80053c6 <__ascii_mbtowc+0x16>
 80053ce:	f06f 0001 	mvn.w	r0, #1
 80053d2:	e7f8      	b.n	80053c6 <__ascii_mbtowc+0x16>

080053d4 <memmove>:
 80053d4:	4288      	cmp	r0, r1
 80053d6:	b510      	push	{r4, lr}
 80053d8:	eb01 0302 	add.w	r3, r1, r2
 80053dc:	d807      	bhi.n	80053ee <memmove+0x1a>
 80053de:	1e42      	subs	r2, r0, #1
 80053e0:	4299      	cmp	r1, r3
 80053e2:	d00a      	beq.n	80053fa <memmove+0x26>
 80053e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053e8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80053ec:	e7f8      	b.n	80053e0 <memmove+0xc>
 80053ee:	4283      	cmp	r3, r0
 80053f0:	d9f5      	bls.n	80053de <memmove+0xa>
 80053f2:	1881      	adds	r1, r0, r2
 80053f4:	1ad2      	subs	r2, r2, r3
 80053f6:	42d3      	cmn	r3, r2
 80053f8:	d100      	bne.n	80053fc <memmove+0x28>
 80053fa:	bd10      	pop	{r4, pc}
 80053fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005400:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005404:	e7f7      	b.n	80053f6 <memmove+0x22>

08005406 <__malloc_lock>:
 8005406:	4770      	bx	lr

08005408 <__malloc_unlock>:
 8005408:	4770      	bx	lr

0800540a <_realloc_r>:
 800540a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540c:	4607      	mov	r7, r0
 800540e:	4614      	mov	r4, r2
 8005410:	460e      	mov	r6, r1
 8005412:	b921      	cbnz	r1, 800541e <_realloc_r+0x14>
 8005414:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005418:	4611      	mov	r1, r2
 800541a:	f7ff bc35 	b.w	8004c88 <_malloc_r>
 800541e:	b922      	cbnz	r2, 800542a <_realloc_r+0x20>
 8005420:	f7ff fbe6 	bl	8004bf0 <_free_r>
 8005424:	4625      	mov	r5, r4
 8005426:	4628      	mov	r0, r5
 8005428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800542a:	f000 f834 	bl	8005496 <_malloc_usable_size_r>
 800542e:	42a0      	cmp	r0, r4
 8005430:	d20f      	bcs.n	8005452 <_realloc_r+0x48>
 8005432:	4621      	mov	r1, r4
 8005434:	4638      	mov	r0, r7
 8005436:	f7ff fc27 	bl	8004c88 <_malloc_r>
 800543a:	4605      	mov	r5, r0
 800543c:	2800      	cmp	r0, #0
 800543e:	d0f2      	beq.n	8005426 <_realloc_r+0x1c>
 8005440:	4631      	mov	r1, r6
 8005442:	4622      	mov	r2, r4
 8005444:	f7fd fae6 	bl	8002a14 <memcpy>
 8005448:	4631      	mov	r1, r6
 800544a:	4638      	mov	r0, r7
 800544c:	f7ff fbd0 	bl	8004bf0 <_free_r>
 8005450:	e7e9      	b.n	8005426 <_realloc_r+0x1c>
 8005452:	4635      	mov	r5, r6
 8005454:	e7e7      	b.n	8005426 <_realloc_r+0x1c>
	...

08005458 <_read_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4605      	mov	r5, r0
 800545c:	4608      	mov	r0, r1
 800545e:	4611      	mov	r1, r2
 8005460:	2200      	movs	r2, #0
 8005462:	4c05      	ldr	r4, [pc, #20]	; (8005478 <_read_r+0x20>)
 8005464:	6022      	str	r2, [r4, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f7fd fa2a 	bl	80028c0 <_read>
 800546c:	1c43      	adds	r3, r0, #1
 800546e:	d102      	bne.n	8005476 <_read_r+0x1e>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	b103      	cbz	r3, 8005476 <_read_r+0x1e>
 8005474:	602b      	str	r3, [r5, #0]
 8005476:	bd38      	pop	{r3, r4, r5, pc}
 8005478:	2000049c 	.word	0x2000049c

0800547c <__ascii_wctomb>:
 800547c:	b149      	cbz	r1, 8005492 <__ascii_wctomb+0x16>
 800547e:	2aff      	cmp	r2, #255	; 0xff
 8005480:	bf8b      	itete	hi
 8005482:	238a      	movhi	r3, #138	; 0x8a
 8005484:	700a      	strbls	r2, [r1, #0]
 8005486:	6003      	strhi	r3, [r0, #0]
 8005488:	2001      	movls	r0, #1
 800548a:	bf88      	it	hi
 800548c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005490:	4770      	bx	lr
 8005492:	4608      	mov	r0, r1
 8005494:	4770      	bx	lr

08005496 <_malloc_usable_size_r>:
 8005496:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800549a:	1f18      	subs	r0, r3, #4
 800549c:	2b00      	cmp	r3, #0
 800549e:	bfbc      	itt	lt
 80054a0:	580b      	ldrlt	r3, [r1, r0]
 80054a2:	18c0      	addlt	r0, r0, r3
 80054a4:	4770      	bx	lr
	...

080054a8 <_init>:
 80054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054aa:	bf00      	nop
 80054ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ae:	bc08      	pop	{r3}
 80054b0:	469e      	mov	lr, r3
 80054b2:	4770      	bx	lr

080054b4 <_fini>:
 80054b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b6:	bf00      	nop
 80054b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ba:	bc08      	pop	{r3}
 80054bc:	469e      	mov	lr, r3
 80054be:	4770      	bx	lr
