Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,104
design__instance__area,13556.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0000345963126164861
power__switching__total,0.0000166170339070959
power__leakage__total,1.2379406388873804E-9
power__total,0.00005121458525536582
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
timing__hold__ws__corner:nom_tt_025C_1v80,8.292298638011662
timing__setup__ws__corner:nom_tt_025C_1v80,10.485472342733852
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
timing__hold__ws__corner:nom_ss_100C_1v60,8.78631059444784
timing__setup__ws__corner:nom_ss_100C_1v60,9.347769045626725
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
timing__hold__ws__corner:nom_ff_n40C_1v95,8.10091039400817
timing__setup__ws__corner:nom_ff_n40C_1v95,10.95433286196963
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,8.093284493880951
timing__setup__ws,9.299572930497039
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 155.48 106.08
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,15785.1
design__instance__count__stdcell,100
design__instance__area__stdcell,556.784
design__instance__count__macros,4
design__instance__area__macros,13000
design__instance__utilization,0.858832
design__instance__utilization__stdcell,0.199912
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3311.64
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,121
route__net__special,2
route__drc_errors__iter:1,316
route__wirelength__iter:1,3600
route__drc_errors__iter:2,31
route__wirelength__iter:2,3576
route__drc_errors__iter:3,24
route__wirelength__iter:3,3591
route__drc_errors__iter:4,18
route__wirelength__iter:4,3584
route__drc_errors__iter:5,13
route__wirelength__iter:5,3597
route__drc_errors__iter:6,12
route__wirelength__iter:6,3598
route__drc_errors__iter:7,12
route__wirelength__iter:7,3598
route__drc_errors__iter:8,12
route__wirelength__iter:8,3598
route__drc_errors__iter:9,12
route__wirelength__iter:9,3598
route__drc_errors__iter:10,12
route__wirelength__iter:10,3598
route__drc_errors__iter:11,12
route__wirelength__iter:11,3598
route__drc_errors__iter:12,12
route__wirelength__iter:12,3598
route__drc_errors__iter:13,12
route__wirelength__iter:13,3598
route__drc_errors__iter:14,12
route__wirelength__iter:14,3598
route__drc_errors__iter:15,12
route__wirelength__iter:15,3598
route__drc_errors__iter:16,12
route__wirelength__iter:16,3598
route__drc_errors__iter:17,12
route__wirelength__iter:17,3598
route__drc_errors__iter:18,12
route__wirelength__iter:18,3598
route__drc_errors__iter:19,12
route__wirelength__iter:19,3598
route__drc_errors__iter:20,12
route__wirelength__iter:20,3598
route__drc_errors__iter:21,12
route__wirelength__iter:21,3598
route__drc_errors__iter:22,12
route__wirelength__iter:22,3598
route__drc_errors__iter:23,12
route__wirelength__iter:23,3598
route__drc_errors__iter:24,12
route__wirelength__iter:24,3598
route__drc_errors__iter:25,12
route__wirelength__iter:25,3598
route__drc_errors__iter:26,12
route__wirelength__iter:26,3598
route__drc_errors__iter:27,12
route__wirelength__iter:27,3598
route__drc_errors__iter:28,12
route__wirelength__iter:28,3598
route__drc_errors__iter:29,12
route__wirelength__iter:29,3598
route__drc_errors__iter:30,12
route__wirelength__iter:30,3598
route__drc_errors__iter:31,12
route__wirelength__iter:31,3598
route__drc_errors__iter:32,12
route__wirelength__iter:32,3598
route__drc_errors__iter:33,12
route__wirelength__iter:33,3598
route__drc_errors__iter:34,12
route__wirelength__iter:34,3598
route__drc_errors__iter:35,12
route__wirelength__iter:35,3598
route__drc_errors__iter:36,12
route__wirelength__iter:36,3598
route__drc_errors__iter:37,12
route__wirelength__iter:37,3598
route__drc_errors__iter:38,12
route__wirelength__iter:38,3598
route__drc_errors__iter:39,12
route__wirelength__iter:39,3598
route__drc_errors__iter:40,12
route__wirelength__iter:40,3598
route__drc_errors__iter:41,12
route__wirelength__iter:41,3598
route__drc_errors__iter:42,22
route__wirelength__iter:42,3618
route__drc_errors__iter:43,22
route__wirelength__iter:43,3624
route__drc_errors__iter:44,22
route__wirelength__iter:44,3624
route__drc_errors__iter:45,0
route__wirelength__iter:45,3598
route__drc_errors,0
route__wirelength,3598
route__vias,518
route__vias__singlecut,518
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,228.705
timing__unannotated_net__count__corner:nom_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,5
timing__unannotated_net__count__corner:nom_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,5
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
timing__hold__ws__corner:min_tt_025C_1v80,8.281095155108709
timing__setup__ws__corner:min_tt_025C_1v80,10.51786421061642
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,5
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
timing__hold__ws__corner:min_ss_100C_1v60,8.765634688430888
timing__setup__ws__corner:min_ss_100C_1v60,9.407333844850102
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,5
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
timing__hold__ws__corner:min_ff_n40C_1v95,8.093284493880951
timing__setup__ws__corner:min_ff_n40C_1v95,10.97968858021234
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,5
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
timing__hold__ws__corner:max_tt_025C_1v80,8.297631261394358
timing__setup__ws__corner:max_tt_025C_1v80,10.459105877420939
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,5
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
timing__hold__ws__corner:max_ss_100C_1v60,8.795617816371104
timing__setup__ws__corner:max_ss_100C_1v60,9.299572930497039
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,5
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
timing__hold__ws__corner:max_ff_n40C_1v95,8.104817490986932
timing__setup__ws__corner:max_ff_n40C_1v95,10.933490866583496
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,5
timing__unannotated_net__count,83
timing__unannotated_net_filtered__count,5
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000146138
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000234441
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,6.31027E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000234441
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.8700000000000001107488124645061855488847868400625884532928466796875E-7
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
