## Merge Project
This project is created to practice using the Xilinx ip cores (in particular, FIFO Generator) inside verilog code. Project was implemented and tested on Alinx ZYNQ UltraScale+ development board.
