verilog xil_defaultlib --include "../../../../FinalProject.gen/sources_1/bd/mb_block_1/ipshared/ec67/hdl" --include "../../../../FinalProject.gen/sources_1/bd/mb_block_1/ipshared/7698" \
"../../../bd/mb_block_1/ip/mb_block_1_xbar_0/sim/mb_block_1_xbar_0.v" \
"../../../bd/mb_block_1/ip/mb_block_1_xlconcat_0_0/sim/mb_block_1_xlconcat_0_0.v" \
"../../../bd/mb_block_1/ip/mb_block_1_lmb_bram_0/sim/mb_block_1_lmb_bram_0.v" \
"../../../bd/mb_block_1/ip/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_block_1/ip/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0.v" \
"../../../bd/mb_block_1/sim/mb_block_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
