<!DOCTYPE html>
<html lang="en"><head>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="author" content=""><title>TableGen 简介 | 悲催的袜子</title>
  <meta name="keywords" content="LLVM">
  <meta name="description" content="无"><link rel="stylesheet" href="/assets/main.css?v=0.2.5" />
<script src="/assets/main.js?v=0.2.5" defer></script><link rel="stylesheet" href="/assets/css/tomorrow.css" />
<script src="/assets/js/highlight.js"></script><script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML' async></script></head>
<body class="body-post">
    <a href="/" class="logo"><img src="/sock.svg" class="logo_img"><h1>悲催的袜子</h1>
</a><main class="post__wrapper"><nav class="top-nav">

<a href="/" class="nav-link ">主页</a>


<a href="/about/" class="nav-link ">关于</a>


<a href="/archive.html" class="nav-link ">归档</a>


</nav><div class="post__top_navs clearfix">
    <nav class="post__archive_path"><a href="/" id="archiveBtn">
        <div class="post__archive_icon">
          <svg width="40" height="40">
            <circle class="circle-progress" r="18" cy="20" cx="20"  stroke-linejoin="round" stroke-linecap="round" />
          </svg>
          <span class="post__archive_icon"></span>
        </div>
        主页
      </a>
    </nav>
  </div>
  <article class="post">
    <header class="post__header">
      <h1 class="post__title">TableGen 简介</h1>
      <div class="post__meta">
        <time>2020-11-03 19:30</time>
      </div>
    </header>
    <div class="post__content content">
      <ul class="section-nav">
<li class="toc-entry toc-h1"><a href="#简介">简介</a></li>
<li class="toc-entry toc-h1"><a href="#tablegen程序">TableGen程序</a>
<ul>
<li class="toc-entry toc-h2"><a href="#运行tablegen">运行TableGen</a></li>
<li class="toc-entry toc-h2"><a href="#例子">例子</a></li>
</ul>
</li>
<li class="toc-entry toc-h1"><a href="#语法">语法</a>
<ul>
<li class="toc-entry toc-h2"><a href="#基本概念">基本概念</a></li>
</ul>
</li>
<li class="toc-entry toc-h1"><a href="#tablegen后端">TableGen后端</a></li>
<li class="toc-entry toc-h1"><a href="#tablegen缺陷">TableGen缺陷</a></li>
</ul><h1 id="简介">
<a class="anchor" href="#%E7%AE%80%E4%BB%8B" aria-hidden="true"><span class="octicon octicon-link"></span></a>简介</h1>

<p>TableGen的目的是帮助开发者开发和维护特定领域的记录。这些记录的数量可能很大，所以它是专门来编写灵活的描述，并提取这些记录的共同特征。这减少了描述的重复量，减少了出错的机会，使构建特定领域的信息更容易。</p>

<p>TableGen前端解析文件，实例化声明，并将结果交给特定领域的<a href="http://llvm.org/docs/TableGen/index.html#backend">backend</a>进行处理。有关TableGen的详细描述，请参阅 <a href="http://llvm.org/docs/TableGen/ProgRef.html">TableGen Programmer’s Reference</a> 。有关调用TableGen的各种xxx-tblgen命令的详细信息，请参阅<a href="http://llvm.org/docs/CommandGuide/tblgen.html">xxx-tblgen - Target Description to C++ Code</a> 。</p>

<p>目前TableGen的主要用户有 <a href="http://llvm.org/docs/CodeGenerator.html">The LLVM Target-Independent Code Generator</a>和<a href="https://clang.llvm.org/docs/UsersManual.html#controlling-errors-and-warnings">Clang diagnostics and attributes</a>。</p>

<p>注意，如果您经常使用TableGen，并且使用emacs或vim，那么您可以在llvm发行版的<code class="language-plaintext highlighter-rouge">llvm/utils/emacs</code>和<code class="language-plaintext highlighter-rouge">llvm/utils/vim</code>目录中分别找到一个emacs“TableGen mode”和一个vim语言文件。</p>

<h1 id="tablegen程序">
<a class="anchor" href="#tablegen%E7%A8%8B%E5%BA%8F" aria-hidden="true"><span class="octicon octicon-link"></span></a>TableGen程序</h1>

<p>TableGen文件由TableGen程序解释：llvm-tblgen在bin下构建目录中。 它没有安装到系统（或您的sysroot设置的位置）中，因为它在LLVM的构建过程之外没有任何用处。</p>

<h2 id="运行tablegen">
<a class="anchor" href="#%E8%BF%90%E8%A1%8Ctablegen" aria-hidden="true"><span class="octicon octicon-link"></span></a>运行TableGen</h2>

<p>TableGen的运行就像其他任何LLVM工具一样。 第一个（可选）参数指定要读取的文件。 如果未指定文件名，则llvm-tblgen从标准输入读取。</p>

<p>要使用TableGen就必须指定后端，这些后端可以在命令行中选择（输入“ <code class="language-plaintext highlighter-rouge">llvm-tblgen -help</code>”获取列表）。例如，要获取特定类型的子类的所有定义的列表(这对于构建这些记录的枚举很有用)，请使用<code class="language-plaintext highlighter-rouge">print-enum</code>选项：</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">$ </span>llvm-tblgen X86.td <span class="nt">-print-enums</span> <span class="nt">-class</span><span class="o">=</span>Register
AH, AL, AX, BH, BL, BP, BPL, BX, CH, CL, CX, DH, DI, DIL, DL, DX, EAX, EBP, EBX,
ECX, EDI, EDX, EFLAGS, EIP, ESI, ESP, FP0, FP1, FP2, FP3, FP4, FP5, FP6, IP,
MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, R10, R10B, R10D, R10W, R11, R11B, R11D,
R11W, R12, R12B, R12D, R12W, R13, R13B, R13D, R13W, R14, R14B, R14D, R14W, R15,
R15B, R15D, R15W, R8, R8B, R8D, R8W, R9, R9B, R9D, R9W, RAX, RBP, RBX, RCX, RDI,
RDX, RIP, RSI, RSP, SI, SIL, SP, SPL, ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7,
XMM0, XMM1, XMM10, XMM11, XMM12, XMM13, XMM14, XMM15, XMM2, XMM3, XMM4, XMM5,
XMM6, XMM7, XMM8, XMM9,

<span class="nv">$ </span>llvm-tblgen X86.td <span class="nt">-print-enums</span> <span class="nt">-class</span><span class="o">=</span>Instruction
ABS_F, ABS_Fp32, ABS_Fp64, ABS_Fp80, ADC32mi, ADC32mi8, ADC32mr, ADC32ri,
ADC32ri8, ADC32rm, ADC32rr, ADC64mi32, ADC64mi8, ADC64mr, ADC64ri32, ADC64ri8,
ADC64rm, ADC64rr, ADD16mi, ADD16mi8, ADD16mr, ADD16ri, ADD16ri8, ADD16rm,
ADD16rr, ADD32mi, ADD32mi8, ADD32mr, ADD32ri, ADD32ri8, ADD32rm, ADD32rr,
ADD64mi32, ADD64mi8, ADD64mr, ADD64ri32, ...
</code></pre></div></div>

<p>默认后端打印出所有记录。 还有一个通用后端，它将所有记录输出为JSON数据结构，并使用-dump-json选项启用。</p>

<p>如果您计划使用TableGen，那么您很可能必须编写一个后端来提取您需要的信息并以适当的方式格式化它。可以通过用C++扩展TableGen本身，或者用任何可以处理JSON的语言编写脚本来实现这一点。</p>

<h2 id="例子">
<a class="anchor" href="#%E4%BE%8B%E5%AD%90" aria-hidden="true"><span class="octicon octicon-link"></span></a>例子</h2>

<p>在没有其他参数的情况下，llvm-tblgen 解析指定的文件并输出所有的类，然后输出所有的定义。这是查看各种定义扩展到何种程度的好方法。在 X86.td 文件上运行这个命令会输出以下命令(在撰写本文时) :</p>

<div class="language-rust highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">...</span>
<span class="n">def</span> <span class="n">ADD32rr</span> <span class="p">{</span>   <span class="c">// Instruction X86Inst I</span>
  <span class="n">string</span> <span class="n">Namespace</span> <span class="o">=</span> <span class="s">"X86"</span><span class="p">;</span>
  <span class="n">dag</span> <span class="n">OutOperandList</span> <span class="o">=</span> <span class="p">(</span><span class="n">outs</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">dst</span><span class="p">);</span>
  <span class="n">dag</span> <span class="n">InOperandList</span> <span class="o">=</span> <span class="p">(</span><span class="n">ins</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src1</span><span class="p">,</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src2</span><span class="p">);</span>
  <span class="n">string</span> <span class="n">AsmString</span> <span class="o">=</span> <span class="s">"add{l}</span><span class="se">\t</span><span class="s">{$src2, $dst|$dst, $src2}"</span><span class="p">;</span>
  <span class="n">list</span><span class="o">&lt;</span><span class="n">dag</span><span class="o">&gt;</span> <span class="n">Pattern</span> <span class="o">=</span> <span class="p">[(</span><span class="n">set</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">dst</span><span class="p">,</span> <span class="p">(</span><span class="n">add</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src1</span><span class="p">,</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src2</span><span class="p">))];</span>
  <span class="n">list</span><span class="o">&lt;</span><span class="n">Register</span><span class="o">&gt;</span> <span class="n">Uses</span> <span class="o">=</span> <span class="p">[];</span>
  <span class="n">list</span><span class="o">&lt;</span><span class="n">Register</span><span class="o">&gt;</span> <span class="n">Defs</span> <span class="o">=</span> <span class="p">[</span><span class="n">EFLAGS</span><span class="p">];</span>
  <span class="n">list</span><span class="o">&lt;</span><span class="n">Predicate</span><span class="o">&gt;</span> <span class="n">Predicates</span> <span class="o">=</span> <span class="p">[];</span>
  <span class="nb">int</span> <span class="n">CodeSize</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
  <span class="nb">int</span> <span class="n">AddedComplexity</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isReturn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isBranch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isIndirectBranch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isBarrier</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isCall</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">canFoldAsLoad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">mayLoad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">mayStore</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isImplicitDef</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isConvertibleToThreeAddress</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isCommutable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isTerminator</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isReMaterializable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isPredicable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">hasDelaySlot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">usesCustomInserter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">hasCtrlDep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">isNotDuplicable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">hasSideEffects</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">InstrItinClass</span> <span class="n">Itinerary</span> <span class="o">=</span> <span class="n">NoItinerary</span><span class="p">;</span>
  <span class="n">string</span> <span class="n">Constraints</span> <span class="o">=</span> <span class="s">""</span><span class="p">;</span>
  <span class="n">string</span> <span class="n">DisableEncoding</span> <span class="o">=</span> <span class="s">""</span><span class="p">;</span>
  <span class="n">bits</span><span class="o">&lt;</span><span class="mi">8</span><span class="o">&gt;</span> <span class="n">Opcode</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>
  <span class="n">Format</span> <span class="n">Form</span> <span class="o">=</span> <span class="n">MRMDestReg</span><span class="p">;</span>
  <span class="n">bits</span><span class="o">&lt;</span><span class="mi">6</span><span class="o">&gt;</span> <span class="n">FormBits</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>
  <span class="n">ImmType</span> <span class="n">ImmT</span> <span class="o">=</span> <span class="n">NoImm</span><span class="p">;</span>
  <span class="n">bits</span><span class="o">&lt;</span><span class="mi">3</span><span class="o">&gt;</span> <span class="n">ImmTypeBits</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
  <span class="n">bit</span> <span class="n">hasOpSizePrefix</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bit</span> <span class="n">hasAdSizePrefix</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">bits</span><span class="o">&lt;</span><span class="mi">4</span><span class="o">&gt;</span> <span class="n">Prefix</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
  <span class="n">bit</span> <span class="n">hasREX_WPrefix</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">FPFormat</span> <span class="n">FPForm</span> <span class="o">=</span> <span class="o">?</span><span class="p">;</span>
  <span class="n">bits</span><span class="o">&lt;</span><span class="mi">3</span><span class="o">&gt;</span> <span class="n">FPFormBits</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
<span class="p">}</span>
<span class="o">...</span>
</code></pre></div></div>

<p>该定义对应于x86体系结构的32位寄存器-寄存器相加指令。 Def ADD32rr定义了一个名为ADD32rr的记录，行尾的注释表示该定义的父类。 记录体包含TableGen为记录汇编的所有数据，指示该指令是“x86”命名空间的一部分，指示代码生成器如何选择指令的模式，它是双地址指令，具有特定的编码等。记录中信息的内容和语义专用于X86后端，这里仅作为示例。</p>

<p>正如您所看到的，代码生成器支持的每条指令都需要大量信息，手动指定所有指令将不可维护，容易出错，而且首先要做的事情很累人。因为我们正在使用 TableGen，所有的信息都来自以下定义:</p>

<div class="language-rust highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">let</span> <span class="n">Defs</span> <span class="o">=</span> <span class="p">[</span><span class="n">EFLAGS</span><span class="p">],</span>
    <span class="n">isCommutable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>                  <span class="c">// X = ADD Y,Z --&gt; X = ADD Z,Y</span>
    <span class="n">isConvertibleToThreeAddress</span> <span class="o">=</span> <span class="mi">1</span> <span class="n">in</span> <span class="c">// Can transform into LEA.</span>
<span class="n">def</span> <span class="n">ADD32rr</span>  <span class="p">:</span> <span class="n">I</span><span class="o">&lt;</span><span class="mi">0x01</span><span class="p">,</span> <span class="n">MRMDestReg</span><span class="p">,</span> <span class="p">(</span><span class="n">outs</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">dst</span><span class="p">),</span>
                                   <span class="p">(</span><span class="n">ins</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src1</span><span class="p">,</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src2</span><span class="p">),</span>
                 <span class="s">"add{l}</span><span class="se">\t</span><span class="s">{$src2, $dst|$dst, $src2}"</span><span class="p">,</span>
                 <span class="p">[(</span><span class="n">set</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">dst</span><span class="p">,</span> <span class="p">(</span><span class="n">add</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src1</span><span class="p">,</span> <span class="n">GR32</span><span class="p">:</span><span class="err">$</span><span class="n">src2</span><span class="p">))]</span><span class="o">&gt;</span><span class="p">;</span>
</code></pre></div></div>

<p>这个定义使用定制类 I (从定制类 X86Inst 扩展而来) ，这个定制类是在 x86特定的 TableGen 文件中定义的，可以提取了指令共享的公共特性。TableGen 的一个关键特性是，它允许最终用户定义他们在描述其信息时喜欢使用的抽象。</p>

<h1 id="语法">
<a class="anchor" href="#%E8%AF%AD%E6%B3%95" aria-hidden="true"><span class="octicon octicon-link"></span></a>语法</h1>

<p>TableGen的语法类似c++模板，带有内置的类型和约束。此外，TableGen的语法引入了一些自动化概念，如multiclass、foreach、let等。</p>

<h2 id="基本概念">
<a class="anchor" href="#%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5" aria-hidden="true"><span class="octicon octicon-link"></span></a>基本概念</h2>

<p>TableGen文件由两个关键部分组成:“类”和“定义”，这两个部分都被认为是“记录”。</p>

<p><strong>记录</strong> 有一个唯一的名称、一个值列表和一个父类列表。 值列表是TableGen为每条记录构建的主要数据；正是该列表保存了应用程序的特定信息。 此数据的解释留给特定的后端，但结构和格式规则由TableGen负责。</p>

<p><strong>定义</strong> 是“记录”的具体形式。它通常不包含任何未定义的值，并用“ def”关键字进行标记。</p>

<div class="language-rust highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">def</span> <span class="n">FeatureFPARMv8</span> <span class="p">:</span> <span class="n">SubtargetFeature</span><span class="o">&lt;</span><span class="s">"fp-armv8"</span><span class="p">,</span> <span class="s">"HasFPARMv8"</span><span class="p">,</span> <span class="s">"true"</span><span class="p">,</span>
                                      <span class="s">"Enable ARMv8 FP"</span><span class="o">&gt;</span><span class="p">;</span>
</code></pre></div></div>

<p>在此示例中，FeatureFPARMv8是使用某些值初始化的SubtargetFeature记录。 这些类通过关键字class定义在同一文件或其他文件中的。 对大多数平台来说，包含通用类的TableGen文件保存在<code class="language-plaintext highlighter-rouge">include/llvm/Target</code>中。</p>

<p><strong>class</strong> 是用于构建和描述其他记录的抽象记录。这些类使最终用户可以为他们所针对的领域（例如LLVM代码生成器中的“ Register”，“ RegisterClass”和“ Instruction”）构建抽象，提取改领域的公共属性（例如“ FPInst”，用于表示X86后端中的浮点指令）。TableGen会跟踪用于建立定义的所有类，因此后端可以找到特定类的所有定义，例如“instruction”。</p>

<div class="language-rust highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">class</span> <span class="n">ProcNoItin</span><span class="o">&lt;</span><span class="n">string</span> <span class="n">Name</span><span class="p">,</span> <span class="n">list</span><span class="o">&lt;</span><span class="n">SubtargetFeature</span><span class="o">&gt;</span> <span class="n">Features</span><span class="o">&gt;</span>
      <span class="p">:</span> <span class="n">Processor</span><span class="o">&lt;</span><span class="n">Name</span><span class="p">,</span> <span class="n">NoItineraries</span><span class="p">,</span> <span class="n">Features</span><span class="o">&gt;</span><span class="p">;</span>
</code></pre></div></div>

<p>在这里，类ProcNoItin通过类型为string的参数名、目标特性列表和硬编码的NoItineraries来特化Processor类。</p>

<p><strong>multiclass</strong> 一次实例化一组抽象记录。每个实例化都会产生多个TableGen定义。如果一个multiclass继承了另一个multiclass，那么子multiclass中的定义将成为当前multiclass的一部分，就像它们是在当前multiclass中声明的一样。</p>

<div class="language-rust highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">multiclass</span> <span class="n">ro_signed_pats</span><span class="o">&lt;</span><span class="n">string</span> <span class="n">T</span><span class="p">,</span> <span class="n">string</span> <span class="n">Rm</span><span class="p">,</span> <span class="n">dag</span> <span class="n">Base</span><span class="p">,</span> <span class="n">dag</span> <span class="n">Offset</span><span class="p">,</span> <span class="n">dag</span> <span class="n">Extend</span><span class="p">,</span>
                        <span class="n">dag</span> <span class="n">address</span><span class="p">,</span> <span class="n">ValueType</span> <span class="n">sty</span><span class="o">&gt;</span> <span class="p">{</span>
<span class="n">def</span> <span class="p">:</span> <span class="n">Pat</span><span class="o">&lt;</span><span class="p">(</span><span class="nf">i32</span> <span class="p">(</span><span class="o">!</span><span class="n">cast</span><span class="o">&lt;</span><span class="n">SDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="s">"sextload"</span> <span class="err">#</span> <span class="n">sty</span><span class="p">)</span> <span class="n">address</span><span class="p">)),</span>
          <span class="p">(</span><span class="o">!</span><span class="n">cast</span><span class="o">&lt;</span><span class="n">Instruction</span><span class="o">&gt;</span><span class="p">(</span><span class="s">"LDRS"</span> <span class="err">#</span> <span class="n">T</span> <span class="err">#</span> <span class="s">"w_"</span> <span class="err">#</span> <span class="n">Rm</span> <span class="err">#</span> <span class="s">"_RegOffset"</span><span class="p">)</span>
            <span class="n">Base</span><span class="p">,</span> <span class="n">Offset</span><span class="p">,</span> <span class="n">Extend</span><span class="p">)</span><span class="o">&gt;</span><span class="p">;</span>

<span class="n">def</span> <span class="p">:</span> <span class="n">Pat</span><span class="o">&lt;</span><span class="p">(</span><span class="nf">i64</span> <span class="p">(</span><span class="o">!</span><span class="n">cast</span><span class="o">&lt;</span><span class="n">SDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="s">"sextload"</span> <span class="err">#</span> <span class="n">sty</span><span class="p">)</span> <span class="n">address</span><span class="p">)),</span>
          <span class="p">(</span><span class="o">!</span><span class="n">cast</span><span class="o">&lt;</span><span class="n">Instruction</span><span class="o">&gt;</span><span class="p">(</span><span class="s">"LDRS"</span> <span class="err">#</span> <span class="n">T</span> <span class="err">#</span> <span class="s">"x_"</span> <span class="err">#</span> <span class="n">Rm</span> <span class="err">#</span> <span class="s">"_RegOffset"</span><span class="p">)</span>
            <span class="n">Base</span><span class="p">,</span> <span class="n">Offset</span><span class="p">,</span> <span class="n">Extend</span><span class="p">)</span><span class="o">&gt;</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">defm</span> <span class="p">:</span> <span class="n">ro_signed_pats</span><span class="o">&lt;</span><span class="s">"B"</span><span class="p">,</span> <span class="n">Rm</span><span class="p">,</span> <span class="n">Base</span><span class="p">,</span> <span class="n">Offset</span><span class="p">,</span> <span class="n">Extend</span><span class="p">,</span>
                      <span class="o">!</span><span class="nf">foreach</span><span class="p">(</span><span class="n">decls</span><span class="py">.pattern</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span>
                               <span class="o">!</span><span class="nf">subst</span><span class="p">(</span><span class="n">SHIFT</span><span class="p">,</span> <span class="n">imm_eq0</span><span class="p">,</span> <span class="n">decls</span><span class="py">.pattern</span><span class="p">)),</span>
                      <span class="nb">i8</span><span class="o">&gt;</span><span class="p">;</span>
</code></pre></div></div>

<p>有关TableGen的深入描述，请参阅TableGen的<a href="http://llvm.org/docs/TableGen/ProgRef.html">TableGen Programmer’s Reference</a>。</p>

<h1 id="tablegen后端">
<a class="anchor" href="#tablegen%E5%90%8E%E7%AB%AF" aria-hidden="true"><span class="octicon octicon-link"></span></a>TableGen后端</h1>

<p>没有后端，TableGen文件没有实际含义。 运行xxx-tblgen时的默认操作是以文本格式打印信息，但这仅对调试TableGen文件本身有用。 但是，TableGen的功能是将源文件解释为内部表示形式，可以将其生成为所需的任何内容。</p>

<p>目前TableGen的用法是创建包含表的大型include的文件，您可以直接包含这些文件(如果输出是您正在编码的语言) ，也可以通过包裹include文件的宏进行预处理。</p>

<p>如果后端已经以C格式打印了表，或者输出仅仅是一列字符串(用于错误和警告消息) ，则可以使用直接输出。如果需要在不同的上下文中使用相同的信息(如指令名) ，则应该使用预处理的输出，因此后端应该打印一个元信息列表，该列表可以形成不同的编译时格式。</p>

<p>可用后端的列表，请参阅<a href="http://llvm.org/docs/TableGen/BackEnds.html">TableGen BackEnds</a>；有关如何编写和调试新后端的信息，请参阅<a href="http://llvm.org/docs/TableGen/BackGuide.html">TableGen Backend Developer’s Guide</a>。</p>

<h1 id="tablegen缺陷">
<a class="anchor" href="#tablegen%E7%BC%BA%E9%99%B7" aria-hidden="true"><span class="octicon octicon-link"></span></a>TableGen缺陷</h1>

<p>尽管TableGen非常通用，但它有一些已经被多次指出的缺陷。 共同点是，虽然TableGen允许您构建特定于领域的语言，但您创建的最终语言缺乏其他DSL的功能，这反过来又会显著增加TableGen文件的大小和复杂性。</p>

<p>同时，TableGen允许您通过定制的后端创建基本概念的任何含义，这会扭曲原始设计，使新手很难理解TableGen文件。</p>

<p>有些人赞成进一步扩展语义，但要确保后端遵守严格的规则。 其他人则建议我们应该改用功能更强大的DSL，这些DSL是为特定目的而设计的，甚至应该重用现有DSL。</p>

    </div>
  </article><aside class="post__contact"><h4><a href="/about/">悲催的袜子</a></h4>
  <p>Write an awesome description for your new site here. You can edit this line in _config.yml. It will appear in your document head meta (for Google search results) and in your feed.xml site description.</p>
<div class="icon__list"><a href="mailto:mantis-shrimp@outlook.com" class="icon__link" target="_blank"><svg class="icon__stroke" xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" aria-hidden="true">
  <path d="M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z"></path>
  <polyline points="22,6 12,13 2,6"></polyline>
</svg>
</a></div>
</aside>
</main><script>hljs.initHighlightingOnLoad();</script><footer class="site-footer">
  © 2021<a href="/">悲催的袜子</a>. Theme<a href="https://github.com/erlzhang/jekyll-theme-persephone" target="_blank">Persephone</a>
</footer>

  </body>
</html>
