{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551772768878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551772768879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 15:59:28 2019 " "Processing started: Tue Mar 05 15:59:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551772768879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551772768879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX41A_TOP -c MUX41A_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX41A_TOP -c MUX41A_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551772768879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551772769804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41a_top.vhd 4 1 " "Found 4 design units, including 1 entities, in source file mux41a_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41A_TOP-if_else " "Found design unit 1: mux41A_TOP-if_else" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551772770918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux41A_TOP-when_else " "Found design unit 2: mux41A_TOP-when_else" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551772770918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux41A_TOP-usecase " "Found design unit 3: mux41A_TOP-usecase" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551772770918 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX41A_TOP " "Found entity 1: MUX41A_TOP" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551772770918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551772770918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX41A_TOP " "Elaborating entity \"MUX41A_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551772771015 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y MUX41A_TOP.vhd(38) " "VHDL Process Statement warning at MUX41A_TOP.vhd(38): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551772771112 "|MUX41A_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y MUX41A_TOP.vhd(38) " "Inferred latch for \"Y\" at MUX41A_TOP.vhd(38)" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551772771113 "|MUX41A_TOP"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\$latch " "Latch Y\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_4\[3\] " "Ports D and ENA on the latch are fed by the same signal s0_4\[3\]" {  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551772772420 ""}  } { { "MUX41A_TOP.vhd" "" { Text "F:/EDA_Study/mux41a/MUX41A_TOP.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551772772420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1551772772987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551772773970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551772773970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551772774112 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551772774112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551772774112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551772774112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551772774215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 15:59:34 2019 " "Processing ended: Tue Mar 05 15:59:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551772774215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551772774215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551772774215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551772774215 ""}
