#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr 14 00:01:15 2025
# Process ID: 34912
# Current directory: H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1
# Command line: vivado.exe -log axi_gpi_wr_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_gpi_wr_top.tcl
# Log file: H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/axi_gpi_wr_top.vds
# Journal file: H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1\vivado.jou
# Running On: DESKTOP-SF4M6F2, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 34088 MB
#-----------------------------------------------------------
source axi_gpi_wr_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/utils_1/imports/synth_1/axi_gpi_wr_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/utils_1/imports/synth_1/axi_gpi_wr_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top axi_gpi_wr_top -part xc7z020clg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
h:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2330.059 ; gain = 411.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_gpi_wr_top' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/axi_gpi_wr_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_master_controller' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/axi4_lite_master_controller.v:21]
	Parameter AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instruction_rom' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom.v:21]
INFO: [Synth 8-3876] $readmem data file 'instr_mem_wr.mem' is read successfully [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'instruction_rom' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom.v:21]
INFO: [Synth 8-6157] synthesizing module 'fsm_top_level' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/fsm_top_level.v:23]
INFO: [Synth 8-226] default block is never used [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/fsm_top_level.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fsm_top_level' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/fsm_top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_axi_lite_wr' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_wr.v:23]
INFO: [Synth 8-226] default block is never used [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_wr.v:62]
INFO: [Synth 8-226] default block is never used [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_wr.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fsm_axi_lite_wr' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_axi_lite_rd' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_rd.v:23]
INFO: [Synth 8-226] default block is never used [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_rd.v:57]
INFO: [Synth 8-6155] done synthesizing module 'fsm_axi_lite_rd' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_master_controller' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/axi4_lite_master_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/.Xil/Vivado-34912-DESKTOP-SF4M6F2/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/.Xil/Vivado-34912-DESKTOP-SF4M6F2/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_0' [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/.Xil/Vivado-34912-DESKTOP-SF4M6F2/realtime/axi_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_0' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/.Xil/Vivado-34912-DESKTOP-SF4M6F2/realtime/axi_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpi_wr_top' (0#1) [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/axi_gpi_wr_top.v:23]
WARNING: [Synth 8-7129] Port M_ACLK in module axi4_lite_master_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module axi4_lite_master_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.945 ; gain = 505.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2441.852 ; gain = 523.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2441.852 ; gain = 523.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2441.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'uut_bram'
Finished Parsing XDC File [h:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'uut_bram'
Parsing XDC File [h:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.gen/sources_1/ip/axi_gpio_0/axi_gpio_0/axi_gpio_0_in_context.xdc] for cell 'uut_gpio'
Finished Parsing XDC File [h:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.gen/sources_1/ip/axi_gpio_0/axi_gpio_0/axi_gpio_0_in_context.xdc] for cell 'uut_gpio'
Parsing XDC File [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc:366]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc:371]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc:376]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc:379]
Finished Parsing XDC File [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/constrs_1/imports/new/zed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_gpi_wr_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_gpi_wr_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2554.523 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for uut_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uut_gpio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm_top_level'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm_axi_lite_wr'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm_axi_lite_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                 S_FETCH |                              001 |                              001
                S_DECODE |                              010 |                              010
     S_AXI_EXECUTE_START |                              011 |                              011
           S_AXI_EXECUTE |                              100 |                              100
           S_COUNT_CHECK |                              101 |                              101
      S_AXI_EXECUTE_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fsm_top_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
              S_WAIT_ACK |                               01 |                               01
                 S_WRITE |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fsm_axi_lite_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
              S_WAIT_ACK |                               01 |                               01
                  S_READ |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fsm_axi_lite_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 257 Input   32 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'uut_axi4_lite_master_controller/u_instr_mem/data_reg' and it is trimmed from '32' to '27' bits. [H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom.v:40]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uut_axi4_lite_master_controller/u_fsm_axi_lite_rd/FSM_sequential_curr_state_reg[1]) is unused and will be removed from module axi_gpi_wr_top.
WARNING: [Synth 8-3332] Sequential element (uut_axi4_lite_master_controller/u_fsm_axi_lite_rd/FSM_sequential_curr_state_reg[0]) is unused and will be removed from module axi_gpi_wr_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |axi_gpio_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |axi_gpio    |     1|
|2     |blk_mem_gen |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |     4|
|5     |LUT1        |     8|
|6     |LUT2        |     9|
|7     |LUT3        |     7|
|8     |LUT4        |     5|
|9     |LUT5        |    10|
|10    |LUT6        |    12|
|11    |FDCE        |    54|
|12    |FDRE        |     4|
|13    |IBUF        |     2|
|14    |OBUF        |     8|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2554.523 ; gain = 523.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.523 ; gain = 636.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2554.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a4afdf6b
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.523 ; gain = 1043.145
INFO: [Common 17-1381] The checkpoint 'H:/workspace/AXI_IIC_Ctrl/axi_ctrl_gpio_zed/axi_ctrl_gpio_zed.runs/synth_1/axi_gpi_wr_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_gpi_wr_top_utilization_synth.rpt -pb axi_gpi_wr_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 00:01:44 2025...
