Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot I2CControllerTest_behav --prj Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.sim/sim_1/behav/I2CControllerTest.prj xil_defaultlib.I2CControllerTest 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/SCLGenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMWrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMRead.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMI2C.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMAddress.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/ClockGenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/SCLGeneratorTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/I2CControllerTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMWriteTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMReadTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMAddressTest.vhd" into library xil_defaultlib
ERROR: [VRFC 10-704] formal clk has no actual or default value [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMAddressTest.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMAddressTest.vhd:8]
INFO: [VRFC 10-240] VHDL file Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMAddressTest.vhd ignored due to errors
