Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Apr 25 20:18:33 2025
| Host         : LESHA2023 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_bd_wrapper_timing_summary_routed.rpt -pb system_bd_wrapper_timing_summary_routed.pb -rpx system_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.125        0.000                      0                 2134        0.007        0.000                      0                 2134        9.020        0.000                       0                   979  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.125        0.000                      0                 2134        0.007        0.000                      0                 2134        9.020        0.000                       0                   979  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.171ns (36.080%)  route 3.846ns (63.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.623     7.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.327     8.232 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.858     9.090    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.413    22.215    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.205ns (36.886%)  route 3.773ns (63.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.708     7.989    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.361     8.350 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.700     9.051    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    22.220    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.205ns (36.886%)  route 3.773ns (63.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.708     7.989    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.361     8.350 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.700     9.051    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    22.220    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.205ns (36.886%)  route 3.773ns (63.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.708     7.989    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.361     8.350 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.700     9.051    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    22.220    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.205ns (36.886%)  route 3.773ns (63.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.765     3.073    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.470     5.876    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.152     6.028 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.895     6.924    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.358     7.282 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.708     7.989    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.361     8.350 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.700     9.051    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    22.700    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    22.220    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 13.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.490%)  route 0.142ns (38.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.584     0.925    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.142     1.195    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[11]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.294 r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.294    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X3Y49          FDRE                                         r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.854     1.224    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.582     0.923    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.180    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y40          SRLC32E                                      r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.852     1.222    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.143    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.164%)  route 0.219ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.584     0.925    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.219     1.285    system_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.893     1.263    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    system_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.584     0.925    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.219     1.285    system_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.893     1.263    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.582     0.923    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.174    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.850     1.220    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.628%)  route 0.080ns (17.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.564     0.905    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/Q
                         net (fo=3, routed)           0.079     1.148    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg_n_0_[2]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.298 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     1.298    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter0_inferred__0/i__carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.364 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     1.364    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter0[7]
    SLICE_X16Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.134     1.306    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.317%)  route 0.237ns (62.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.562     0.903    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/Q
                         net (fo=1, routed)           0.237     1.280    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6_n_0
    SLICE_X15Y48         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.832     1.202    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.047     1.220    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.584     0.925    system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    system_bd_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.893     1.263    system_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    system_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.882%)  route 0.201ns (47.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.201     1.237    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[30]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.098     1.335 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.335    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X7Y50          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y50          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.382%)  route 0.252ns (54.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.565     0.906    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.252     1.321    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[25]
    SLICE_X8Y49          LUT5 (Prop_lut5_I1_O)        0.045     1.366 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.366    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X8Y49          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.835     1.205    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.296    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y48   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X12Y48   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y49   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y49   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X11Y47   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X11Y47   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y48   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X11Y46   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X11Y47   system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y47   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y47   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y47   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y47   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y46   system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ulite_rx_I_0
                            (input port)
  Destination:            system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 1.479ns (42.160%)  route 2.029ns (57.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  ulite_rx_I_0 (IN)
                         net (fo=0)                   0.000     0.000    ulite_rx_I_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ulite_rx_I_0_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.507    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X16Y42         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.499     2.691    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.981%)  route 1.949ns (94.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.949     1.949    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.073 r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.073    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y54         FDRE                                         r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.490     2.682    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y54         FDRE                                         r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.045ns (4.955%)  route 0.863ns (95.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.863     0.863    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.908    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y54         FDRE                                         r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.830     1.200    system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y54         FDRE                                         r  system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ulite_rx_I_0
                            (input port)
  Destination:            system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.247ns (23.544%)  route 0.801ns (76.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  ulite_rx_I_0 (IN)
                         net (fo=0)                   0.000     0.000    ulite_rx_I_0
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ulite_rx_I_0_IBUF_inst/O
                         net (fo=1, routed)           0.801     1.047    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X16Y42         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.830     1.200    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            a430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.510ns  (logic 5.338ns (42.673%)  route 7.171ns (57.327%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           3.528     5.011    system_bd_i/util_vector_logic_4/Op2[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.152     5.163 r  system_bd_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           3.643     8.806    a430_O_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         3.704    12.510 r  a430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.510    a430_O[0]
    R17                                                               r  a430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            a144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 5.119ns (41.752%)  route 7.141ns (58.248%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           3.528     5.011    system_bd_i/util_vector_logic_3/Op2[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.135 r  system_bd_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           3.613     8.748    a144_O_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         3.512    12.260 r  a144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.260    a144_O[0]
    T17                                                               r  a144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            pa144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.951ns  (logic 5.381ns (45.025%)  route 6.570ns (54.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           3.094     4.577    system_bd_i/util_vector_logic_5/Op2[0]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.148     4.725 r  system_bd_i/util_vector_logic_5/Res[0]_INST_0/O
                         net (fo=1, routed)           3.476     8.201    pa144_O_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         3.750    11.951 r  pa144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.951    pa144_O[0]
    Y19                                                               r  pa144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            lna144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 5.386ns (46.391%)  route 6.224ns (53.609%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           2.961     4.444    system_bd_i/util_vector_logic_6/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.146     4.590 r  system_bd_i/util_vector_logic_6/Res[0]_INST_0/O
                         net (fo=1, routed)           3.262     7.852    lna144_O_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.757    11.609 r  lna144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.609    lna144_O[0]
    Y18                                                               r  lna144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            lna430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 5.370ns (47.016%)  route 6.052ns (52.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           2.560     4.042    system_bd_i/util_vector_logic_7/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.150     4.192 r  system_bd_i/util_vector_logic_7/Res[0]_INST_0/O
                         net (fo=1, routed)           3.492     7.684    lna430_O_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.738    11.422 r  lna430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.422    lna430_O[0]
    R18                                                               r  lna430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            pa430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.333ns  (logic 5.348ns (47.191%)  route 5.985ns (52.809%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           2.560     4.042    system_bd_i/util_vector_logic_8/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.153     4.195 r  system_bd_i/util_vector_logic_8/Res[0]_INST_0/O
                         net (fo=1, routed)           3.425     7.621    pa430_O_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.713    11.333 r  pa430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.333    pa430_O[0]
    R16                                                               r  pa430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            pa430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.574ns (40.094%)  route 2.352ns (59.906%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.157     1.407    system_bd_i/util_vector_logic_8/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.049     1.456 r  system_bd_i/util_vector_logic_8/Res[0]_INST_0/O
                         net (fo=1, routed)           1.195     2.651    pa430_O_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.275     3.926 r  pa430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    pa430_O[0]
    R16                                                               r  pa430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            lna430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.983ns  (logic 1.585ns (39.796%)  route 2.398ns (60.204%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.158     1.408    system_bd_i/util_vector_logic_7/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.047     1.455 r  system_bd_i/util_vector_logic_7/Res[0]_INST_0/O
                         net (fo=1, routed)           1.240     2.695    lna430_O_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.288     3.983 r  lna430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.983    lna430_O[0]
    R18                                                               r  lna430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            lna144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.046ns  (logic 1.614ns (39.896%)  route 2.432ns (60.104%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.302     1.553    system_bd_i/util_vector_logic_6/Op2[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.044     1.597 r  system_bd_i/util_vector_logic_6/Res[0]_INST_0/O
                         net (fo=1, routed)           1.129     2.726    lna144_O_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.320     4.046 r  lna144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.046    lna144_O[0]
    Y18                                                               r  lna144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            pa144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.193ns  (logic 1.606ns (38.308%)  route 2.587ns (61.692%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.373     1.624    system_bd_i/util_vector_logic_5/Op2[0]
    SLICE_X16Y44         LUT2 (Prop_lut2_I1_O)        0.043     1.667 r  system_bd_i/util_vector_logic_5/Res[0]_INST_0/O
                         net (fo=1, routed)           1.214     2.880    pa144_O_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         1.313     4.193 r  pa144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.193    pa144_O[0]
    Y19                                                               r  pa144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            a144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.331ns  (logic 1.509ns (34.837%)  route 2.822ns (65.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.543     1.794    system_bd_i/util_vector_logic_3/Op2[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  system_bd_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           1.279     3.118    a144_O_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         1.214     4.331 r  a144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.331    a144_O[0]
    T17                                                               r  a144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            a430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.387ns  (logic 1.559ns (35.544%)  route 2.827ns (64.456%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.543     1.794    system_bd_i/util_vector_logic_4/Op2[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.044     1.838 r  system_bd_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           1.284     3.122    a430_O_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         1.265     4.387 r  a430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.387    a430_O[0]
    R17                                                               r  a430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.293ns (46.976%)  route 4.846ns (53.024%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/Q
                         net (fo=3, routed)           1.022     4.482    system_bd_i/util_vector_logic_11/Op1[0]
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.301     4.783 r  system_bd_i/util_vector_logic_11/Res[0]_INST_0/O
                         net (fo=1, routed)           3.823     8.607    LED_D7_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.514    12.121 r  LED_D7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.121    LED_D7[0]
    F16                                                               r  LED_D7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 4.505ns (49.336%)  route 4.626ns (50.664%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/Q
                         net (fo=2, routed)           0.983     4.443    system_bd_i/util_vector_logic_4/Op1[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.323     4.766 r  system_bd_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           3.643     8.409    a430_O_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         3.704    12.113 r  a430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.113    a430_O[0]
    R17                                                               r  a430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lna430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.482ns (49.966%)  route 4.488ns (50.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.676     2.984    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/Q
                         net (fo=3, routed)           0.996     4.399    system_bd_i/util_vector_logic_7/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.325     4.724 r  system_bd_i/util_vector_logic_7/Res[0]_INST_0/O
                         net (fo=1, routed)           3.492     8.216    lna430_O_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.738    11.953 r  lna430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.953    lna430_O[0]
    R18                                                               r  lna430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pa430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.521ns (50.408%)  route 4.448ns (49.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/Q
                         net (fo=3, routed)           1.022     4.482    system_bd_i/util_vector_logic_8/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.330     4.812 r  system_bd_i/util_vector_logic_8/Res[0]_INST_0/O
                         net (fo=1, routed)           3.425     8.238    pa430_O_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.713    11.950 r  pa430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.950    pa430_O[0]
    R16                                                               r  pa430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.319ns (48.906%)  route 4.512ns (51.094%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.676     2.984    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.419     3.403 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/Q
                         net (fo=3, routed)           0.996     4.399    system_bd_i/util_vector_logic_1/Op1[0]
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.299     4.698 r  system_bd_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=1, routed)           3.516     8.214    LED_D5_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601    11.815 r  LED_D5_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.815    LED_D5[0]
    M19                                                               r  LED_D5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.666ns  (logic 4.176ns (48.186%)  route 4.490ns (51.814%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.676     2.984    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/Q
                         net (fo=3, routed)           0.865     4.305    system_bd_i/util_vector_logic_0/Op1[0]
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.429 r  system_bd_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           3.625     8.054    LED_D6_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.650 r  LED_D6_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.650    LED_D6[0]
    M17                                                               r  LED_D6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.154ns (48.762%)  route 4.365ns (51.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/Q
                         net (fo=2, routed)           0.753     4.253    system_bd_i/util_vector_logic_3/Op1[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.377 r  system_bd_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           3.613     7.989    a144_O_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         3.512    11.502 r  a144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.502    a144_O[0]
    T17                                                               r  a144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pa144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.418ns (51.999%)  route 4.079ns (48.001%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/Q
                         net (fo=3, routed)           0.603     4.103    system_bd_i/util_vector_logic_5/Op1[0]
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.150     4.253 r  system_bd_i/util_vector_logic_5/Res[0]_INST_0/O
                         net (fo=1, routed)           3.476     7.729    pa144_O_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         3.750    11.479 r  pa144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.479    pa144_O[0]
    Y19                                                               r  pa144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lna144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.361ns (51.378%)  route 4.127ns (48.622%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.676     2.984    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/Q
                         net (fo=3, routed)           0.865     4.305    system_bd_i/util_vector_logic_6/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.148     4.453 r  system_bd_i/util_vector_logic_6/Res[0]_INST_0/O
                         net (fo=1, routed)           3.262     7.715    lna144_O_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.757    11.472 r  lna144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.472    lna144_O[0]
    Y18                                                               r  lna144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 4.206ns (49.657%)  route 4.264ns (50.343%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.674     2.982    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/Q
                         net (fo=3, routed)           0.603     4.103    system_bd_i/util_vector_logic_10/Op1[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.227 r  system_bd_i/util_vector_logic_10/Res[0]_INST_0/O
                         net (fo=1, routed)           3.661     7.888    LED_D8_OBUF[0]
    L19                  OBUF (Prop_obuf_I_O)         3.564    11.452 r  LED_D8_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.452    LED_D8[0]
    L19                                                               r  LED_D8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulite_tx_O_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.453ns (57.811%)  route 1.060ns (42.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X14Y43         FDSE                                         r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.060     2.105    ulite_tx_O_0_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.417 r  ulite_tx_O_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    ulite_tx_O_0
    U15                                                               r  ulite_tx_O_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pa144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.523ns (51.793%)  route 1.418ns (48.207%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/Q
                         net (fo=3, routed)           0.204     1.272    system_bd_i/util_vector_logic_5/Op1[0]
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.046     1.318 r  system_bd_i/util_vector_logic_5/Res[0]_INST_0/O
                         net (fo=1, routed)           1.214     2.531    pa144_O_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         1.313     3.844 r  pa144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    pa144_O[0]
    Y19                                                               r  pa144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lna144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.504ns (51.098%)  route 1.439ns (48.902%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/Q
                         net (fo=3, routed)           0.310     1.354    system_bd_i/util_vector_logic_6/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.043     1.397 r  system_bd_i/util_vector_logic_6/Res[0]_INST_0/O
                         net (fo=1, routed)           1.129     2.527    lna144_O_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.320     3.846 r  lna144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    lna144_O[0]
    Y18                                                               r  lna144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a144_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.423ns (47.929%)  route 1.545ns (52.071%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a144_reg/Q
                         net (fo=2, routed)           0.267     1.334    system_bd_i/util_vector_logic_3/Op1[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  system_bd_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           1.279     2.658    a144_O_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         1.214     3.871 r  a144_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.871    a144_O[0]
    T17                                                               r  a144_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.474ns (49.454%)  route 1.506ns (50.546%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa144_reg/Q
                         net (fo=3, routed)           0.204     1.272    system_bd_i/util_vector_logic_10/Op1[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.317 r  system_bd_i/util_vector_logic_10/Res[0]_INST_0/O
                         net (fo=1, routed)           1.302     2.619    LED_D8_OBUF[0]
    L19                  OBUF (Prop_obuf_I_O)         1.265     3.883 r  LED_D8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.883    LED_D8[0]
    L19                                                               r  LED_D8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.482ns (48.302%)  route 1.586ns (51.698%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna144_reg/Q
                         net (fo=3, routed)           0.310     1.354    system_bd_i/util_vector_logic_0/Op1[0]
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.399 r  system_bd_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           1.276     2.676    LED_D6_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.972 r  LED_D6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.972    LED_D6[0]
    M17                                                               r  LED_D6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pa430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.086ns  (logic 1.520ns (49.244%)  route 1.567ns (50.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/pa430_reg/Q
                         net (fo=3, routed)           0.371     1.423    system_bd_i/util_vector_logic_8/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.097     1.520 r  system_bd_i/util_vector_logic_8/Res[0]_INST_0/O
                         net (fo=1, routed)           1.195     2.715    pa430_O_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.275     3.990 r  pa430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.990    pa430_O[0]
    R16                                                               r  pa430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lna430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.513ns (48.697%)  route 1.594ns (51.303%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/Q
                         net (fo=3, routed)           0.354     1.385    system_bd_i/util_vector_logic_7/Op1[0]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.097     1.482 r  system_bd_i/util_vector_logic_7/Res[0]_INST_0/O
                         net (fo=1, routed)           1.240     2.722    lna430_O_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.288     4.010 r  lna430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.010    lna430_O[0]
    R18                                                               r  lna430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_D5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.528ns (48.818%)  route 1.602ns (51.182%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/lna430_reg/Q
                         net (fo=3, routed)           0.354     1.385    system_bd_i/util_vector_logic_1/Op1[0]
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.099     1.484 r  system_bd_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=1, routed)           1.248     2.733    LED_D5_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.301     4.034 r  LED_D5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.034    LED_D5[0]
    M19                                                               r  LED_D5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a430_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.147ns  (logic 1.510ns (47.980%)  route 1.637ns (52.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.563     0.904    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/a430_reg/Q
                         net (fo=2, routed)           0.353     1.404    system_bd_i/util_vector_logic_4/Op1[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.097     1.501 r  system_bd_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           1.284     2.785    a430_O_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         1.265     4.050 r  a430_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.050    a430_O[0]
    R17                                                               r  a430_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 1.967ns (23.181%)  route 6.519ns (76.819%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.957     8.486    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y53         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.490     2.682    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y53         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[19]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.461ns  (logic 1.967ns (23.249%)  route 6.494ns (76.751%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.933     8.461    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.501     2.693    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[1]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.461ns  (logic 1.967ns (23.249%)  route 6.494ns (76.751%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.933     8.461    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.501     2.693    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[2]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.461ns  (logic 1.967ns (23.249%)  route 6.494ns (76.751%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.933     8.461    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.501     2.693    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[3]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.461ns  (logic 1.967ns (23.249%)  route 6.494ns (76.751%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.933     8.461    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.501     2.693    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[4]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.347ns  (logic 1.967ns (23.565%)  route 6.380ns (76.435%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.819     8.347    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.491     2.683    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[16]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.967ns (23.972%)  route 6.238ns (76.028%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.677     8.206    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.491     2.683    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[7]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.967ns (23.991%)  route 6.232ns (76.009%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.671     8.199    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.491     2.683    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X17Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[0]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.967ns (23.991%)  route 6.232ns (76.009%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.671     8.199    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.491     2.683    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[10]/C

Slack:                    inf
  Source:                 PTT1_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.967ns (23.991%)  route 6.232ns (76.009%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PTT1_I (IN)
                         net (fo=0)                   0.000     0.000    PTT1_I
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PTT1_I_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.837    system_bd_i/util_vector_logic_2/Op1[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     2.961 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          3.167     6.127    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.251 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.592     6.844    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.437     7.404    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.528 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1/O
                         net (fo=11, routed)          0.671     8.199    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.491     2.683    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.062ns  (logic 0.334ns (16.192%)  route 1.728ns (83.808%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.353     2.017    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.062 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/NextState__0[0]
    SLICE_X14Y51         FDSE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X14Y51         FDSE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[0]/C

Slack:                    inf
  Source:                 FAULT_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.295ns (14.282%)  route 1.773ns (85.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  FAULT_I (IN)
                         net (fo=0)                   0.000     0.000    FAULT_I
    T20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FAULT_I_IBUF_inst/O
                         net (fo=7, routed)           1.773     2.023    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/hard_fault
    SLICE_X10Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.068 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.068    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X10Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y43         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.334ns (15.440%)  route 1.829ns (84.560%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.454     2.118    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/ptt
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.163 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.163    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X11Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.193ns  (logic 0.379ns (17.279%)  route 1.814ns (82.721%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 f  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.222     1.886    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.931 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[1]_i_3/O
                         net (fo=1, routed)           0.217     2.148    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[1]_i_3_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.193 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/NextState__0[1]
    SLICE_X15Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[1]/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.334ns (14.756%)  route 1.929ns (85.244%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.554     2.218    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.263 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[2]_i_1/O
                         net (fo=1, routed)           0.000     2.263    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/NextState__0[2]
    SLICE_X15Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X15Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[2]/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.298ns  (logic 0.379ns (16.492%)  route 1.919ns (83.508%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.385     2.049    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.094 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_i_2/O
                         net (fo=1, routed)           0.159     2.253    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_i_2_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.298 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_i_1__0/O
                         net (fo=1, routed)           0.000     2.298    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_i_1__0_n_0
    SLICE_X15Y49         FDSE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.832     1.202    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X15Y49         FDSE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/lna144_reg/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.322ns  (logic 0.334ns (14.384%)  route 1.988ns (85.616%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 f  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.613     2.277    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.322 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[3]_i_1/O
                         net (fo=1, routed)           0.000     2.322    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State[3]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/State_reg[3]/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.367ns  (logic 0.444ns (18.758%)  route 1.923ns (81.242%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 f  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.462     2.126    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.043     2.169 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_i_4/O
                         net (fo=1, routed)           0.086     2.255    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.112     2.367 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_i_1/O
                         net (fo=1, routed)           0.000     2.367    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.832     1.202    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/pa144_reg/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.563ns  (logic 0.446ns (17.402%)  route 2.117ns (82.598%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 f  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.488     2.152    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT4 (Prop_lut4_I0_O)        0.045     2.197 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_i_4/O
                         net (fo=1, routed)           0.254     2.451    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_i_4_n_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.112     2.563 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_i_1/O
                         net (fo=1, routed)           0.000     2.563    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.832     1.202    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/a144_reg/C

Slack:                    inf
  Source:                 PTT2_I
                            (input port)
  Destination:            system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.424ns (16.147%)  route 2.202ns (83.853%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PTT2_I (IN)
                         net (fo=0)                   0.000     0.000    PTT2_I
    W16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PTT2_I_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    system_bd_i/util_vector_logic_2/Op2[0]
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.664 r  system_bd_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=16, routed)          1.427     2.091    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/ptt
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.136 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4/O
                         net (fo=1, routed)           0.194     2.330    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.375 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3/O
                         net (fo=12, routed)          0.206     2.581    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_3_n_0
    SLICE_X17Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.626 r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.626    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[5]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.831     1.201    system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter_reg[5]/C





