Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: ControllerFPGA_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControllerFPGA_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControllerFPGA_1"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : ControllerFPGA_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "ipcore_dir/GTP_Xcvr/implement"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/LinkFIFO.vhd" into library work
Parsing entity <LinkFIFO>.
Parsing architecture <LinkFIFO_a> of entity <linkfifo>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/CMD_Fifo.vhd" into library work
Parsing entity <CMD_Fifo>.
Parsing architecture <CMD_Fifo_a> of entity <cmd_fifo>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/PLL_Buff.vhd" into library work
Parsing entity <PLL_Buff>.
Parsing architecture <PLL_Buff_a> of entity <pll_buff>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTPClkDCM.vhd" into library work
Parsing entity <GTPClkDCM>.
Parsing architecture <xilinx> of entity <gtpclkdcm>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" into library work
Parsing entity <GTP_Xcvr_tile>.
Parsing architecture <RTL> of entity <gtp_xcvr_tile>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTP_Xcvr/example_design/mgt_usrclk_source_pll.vhd" into library work
Parsing entity <MGT_USRCLK_SOURCE_PLL>.
Parsing architecture <RTL> of entity <mgt_usrclk_source_pll>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTP_Xcvr/example_design/frame_gen.vhd" into library work
Parsing entity <FRAME_GEN>.
Parsing architecture <RTL> of entity <frame_gen>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTP_Xcvr/example_design/frame_check.vhd" into library work
Parsing entity <FRAME_CHECK>.
Parsing architecture <RTL> of entity <frame_check>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr.vhd" into library work
Parsing entity <GTP_Xcvr>.
Parsing architecture <RTL> of entity <gtp_xcvr>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTP_Xcvr/example_design/gtp_xcvr_top.vhd" into library work
Parsing entity <GTP_Xcvr_top>.
Parsing architecture <RTL> of entity <gtp_xcvr_top>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/TrigPktBuff.vhd" into library work
Parsing entity <TrigPktBuff>.
Parsing architecture <TrigPktBuff_a> of entity <trigpktbuff>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/FEBIDListRam.vhd" into library work
Parsing entity <FEBIDListRam>.
Parsing architecture <FEBIDListRam_a> of entity <febidlistram>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/FIFO_DC_1kx16.vhd" into library work
Parsing entity <FIFO_DC_1kx16>.
Parsing architecture <FIFO_DC_1kx16_a> of entity <fifo_dc_1kx16>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/FIFO_SC_4Kx16.vhd" into library work
Parsing entity <FIFO_SC_4Kx16>.
Parsing architecture <FIFO_SC_4Kx16_a> of entity <fifo_sc_4kx16>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTPRxFIFO.vhd" into library work
Parsing entity <GTPRxFIFO>.
Parsing architecture <GTPRxFIFO_a> of entity <gtprxfifo>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/SysPll2.vhd" into library work
Parsing entity <SysPll2>.
Parsing architecture <xilinx> of entity <syspll2>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Project_Defs.vhd" into library work
Parsing package <Project_Defs>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/serdes_1_to_n_data_ddr_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_data_ddr_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_data_ddr_s8_diff> of entity <serdes_1_to_n_data_ddr_s8_diff>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/serdes_1_to_n_clk_ddr_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_clk_ddr_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_clk_ddr_s8_diff> of entity <serdes_1_to_n_clk_ddr_s8_diff>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Project_Components.vhd" into library work
Parsing package <Project_Components>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Project_Components.vhd" Line 275. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Project_Components.vhd" Line 282. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Project_Components.vhd" Line 283. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/PacketFormer.vhd" into library work
Parsing entity <PacketFormer>.
Parsing architecture <rtl> of entity <packetformer>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTP_Xcvr.vhd" into library work
Parsing entity <GTP_Xcvr>.
Parsing architecture <RTL> of entity <gtp_xcvr>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/git_hash_pkg.vhd" into library work
Parsing package <git_hash_pkg>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" into library work
Parsing entity <FM_Tx>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <fm_tx>.
Parsing entity <FM_Rx>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 166. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 167. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <fm_rx>.
Parsing entity <TClk_Tx>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 308. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <tclk_tx>.
Parsing entity <TClk_Rx>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 435. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <tclk_rx>.
Parsing entity <BS_Rx>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd" Line 561. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <bs_rx>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" into library work
Parsing entity <EventBuilder>.
Parsing architecture <rtl> of entity <eventbuilder>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/crc.vhd" into library work
Parsing entity <crc>.
Parsing architecture <imp_crc> of entity <crc>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Clk80MHzGen.vhd" into library work
Parsing entity <Clk80MHzGen>.
Parsing architecture <Behavioral> of entity <clk80mhzgen>.
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" into library work
Parsing entity <ControllerFPGA_1>.
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 59. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 75. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 83. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 86. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 87. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 88. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 92. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 98. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <controllerfpga_1>.
WARNING:HDLCompiler:946 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 512: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 536: Actual for formal port stats is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 801: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 811: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/FIFO_DC_1kx17.vhd" into library work
Parsing entity <FIFO_DC_1kx17>.
Parsing architecture <FIFO_DC_1kx17_a> of entity <fifo_dc_1kx17>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ControllerFPGA_1> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:871 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 305: Using initial value "UU" for pfreqtxouts since it is never assigned

Elaborating entity <SysPll2> (architecture <xilinx>) from library <work>.

Elaborating entity <Clk80MHzGen> (architecture <Behavioral>) from library <work>.

Elaborating entity <EventBuilder> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 100: formhold should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 102: sendgr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 107: sendgrcnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 123: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 124: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 125: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 127: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 128: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 136: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 137: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 141: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 151: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 152: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 157: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 158: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 162: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 170: ubinheader should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 172: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 173: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 185: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 196: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 197: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 204: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 209: ubwrt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 220: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 222: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 224: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 231: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 232: activereg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd" Line 242: activereg should be on the sensitivity list of the process

Elaborating entity <PacketFormer> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/PacketFormer.vhd" Line 76: dcsbuffrdcnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/PacketFormer.vhd" Line 90: next_state should be on the sensitivity list of the process

Elaborating entity <FM_Tx> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <FM_Tx> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <FIFO_DC_1kx16> (architecture <FIFO_DC_1kx16_a>) from library <work>.

Elaborating entity <LinkFIFO> (architecture <LinkFIFO_a>) from library <work>.

Elaborating entity <TrigPktBuff> (architecture <TrigPktBuff_a>) from library <work>.

Elaborating entity <FEBIDListRam> (architecture <FEBIDListRam_a>) from library <work>.

Elaborating entity <FIFO_SC_4Kx16> (architecture <FIFO_SC_4Kx16_a>) from library <work>.

Elaborating entity <GTPRxFIFO> (architecture <GTPRxFIFO_a>) from library <work>.

Elaborating entity <crc> (architecture <imp_crc>) from library <work>.

Elaborating entity <GTPClkDCM> (architecture <xilinx>) from library <work>.

Elaborating entity <GTP_Xcvr> (architecture <RTL>) with generics from library <work>.

Elaborating entity <GTP_Xcvr_tile> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 226: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 566: Assignment to rxchariscomma0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 568: Assignment to rxchariscomma1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 570: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 572: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 576: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 578: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 580: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 582: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 712: Assignment to txkerr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd" Line 714: Assignment to txkerr1_float_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 1411. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 1050: Assignment to evbuffwrtgate ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 1503: Assignment to txseqno ignored, since the identifier is never used

Elaborating entity <CMD_Fifo> (architecture <CMD_Fifo_a>) from library <work>.

Elaborating entity <PLL_Buff> (architecture <PLL_Buff_a>) from library <work>.

Elaborating entity <serdes_1_to_n_clk_ddr_s8_diff> (architecture <arch_serdes_1_to_n_clk_ddr_s8_diff>) with generics from library <work>.

Elaborating entity <serdes_1_to_n_data_ddr_s8_diff> (architecture <arch_serdes_1_to_n_data_ddr_s8_diff>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 1907: Assignment to dutycnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 2313: Assignment to phaseacc ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 302: Net <EnPRBSTst[0][2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" Line 449: Net <InjectionDuty[7]> does not have a driver.
WARNING:Xst:2972 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 843. All outputs of instance <GenGTP_Pairs[0].RxCRCGen> of block <crc> are unconnected in block <ControllerFPGA_1>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 837. All outputs of instance <GenGTP_Pairs[1].TxCRCGen> of block <crc> are unconnected in block <ControllerFPGA_1>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 843. All outputs of instance <GenGTP_Pairs[1].RxCRCGen> of block <crc> are unconnected in block <ControllerFPGA_1>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ControllerFPGA_1>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd".
    Set property "ASYNC_REG = TRUE" for signal <MarkerLast>.
WARNING:Xst:647 - Input <ZEthEOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VXO_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VXO_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk50MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SD_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SD_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ZEthLen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 456: Output port <CLK_OUT4> of the instance <Sys_Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 456: Output port <LOCKED> of the instance <Sys_Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 685: Output port <full> of the instance <DReqBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 702: Output port <rd_data_count> of the instance <PFBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 702: Output port <full> of the instance <PFBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 702: Output port <empty> of the instance <PFBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 720: Output port <full> of the instance <HrtBtBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 733: Output port <full> of the instance <DCSPktBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 733: Output port <empty> of the instance <DCSPktBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 777: Output port <full> of the instance <TimeStampBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 777: Output port <empty> of the instance <TimeStampBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 789: Output port <doutb> of the instance <FEBIDList> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 810: Output port <rd_data_count> of the instance <EventBuffSpy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 810: Output port <full> of the instance <EventBuffSpy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 810: Output port <empty> of the instance <EventBuffSpy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 843: Output port <crc_out> of the instance <GenGTP_Pairs[0].RxCRCGen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 873: Output port <LOCKED> of the instance <GenGTP_Pairs[0].GTPTxDCMs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 837: Output port <crc_out> of the instance <GenGTP_Pairs[1].TxCRCGen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 843: Output port <crc_out> of the instance <GenGTP_Pairs[1].RxCRCGen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 849: Output port <dout> of the instance <GenGTP_Pairs[1].GTPRxBuffs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 873: Output port <LOCKED> of the instance <GenGTP_Pairs[1].GTPTxDCMs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 889: Output port <full> of the instance <GTPTxBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 889: Output port <empty> of the instance <GTPTxBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 928: Output port <full> of the instance <LinkBuffTrace> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 928: Output port <empty> of the instance <LinkBuffTrace> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RXDISPERR0_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RXDISPERR1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RXLOSSOFSYNC1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_TXKERR0_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_TXKERR1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_PLLLKDET0_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_PLLLKDET1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RESETDONE0_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RESETDONE1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RXPRBSERR0_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 957: Output port <TILE0_RXPRBSERR1_OUT> of the instance <GTP_Xcvr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 1701: Output port <full> of the instance <CMDFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 1713: Output port <full> of the instance <PLLBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 1746: Output port <debug> of the instance <GenSerdes[0].LVDSInDat0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 1746: Output port <debug> of the instance <GenSerdes[1].LVDSInDat0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Controller_FPGA1.vhd" line 1746: Output port <debug> of the instance <GenSerdes[2].LVDSInDat0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <EnPRBSTst<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EnPRBSTst<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <InjectionDuty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <GTPTstFromCntEn>.
    Found 1-bit register for signal <Reframe<1>>.
    Found 1-bit register for signal <ZEthCS>.
    Found 1-bit register for signal <ZEthWE>.
    Found 1-bit register for signal <uBinHeader>.
    Found 1-bit register for signal <uBwrt>.
    Found 1-bit register for signal <LEDRst>.
    Found 1-bit register for signal <PllPDn>.
    Found 1-bit register for signal <Reframe<0>>.
    Found 2-bit register for signal <ZEthBE>.
    Found 1-bit register for signal <HrtBtBuff_wr_en>.
    Found 1-bit register for signal <DReqBuff_wr_en>.
    Found 1-bit register for signal <PFReqBuff_wr_en>.
    Found 1-bit register for signal <DCSPktBuff_wr_en>.
    Found 1-bit register for signal <TStmpBuff_wr_en>.
    Found 1-bit register for signal <GTPRxBuff_wr_en<0>>.
    Found 1-bit register for signal <WdCountBuff_RdEn>.
    Found 1-bit register for signal <GTPRstFromCnt>.
    Found 1-bit register for signal <GTPRstArm>.
    Found 1-bit register for signal <LoopbackMarker>.
    Found 1-bit register for signal <DDRSel>.
    Found 1-bit register for signal <pktFormerTimeout>.
    Found 1-bit register for signal <pktFormerSend>.
    Found 1-bit register for signal <UsrWRDL<1><0>>.
    Found 1-bit register for signal <GTPRxBuff_wr_en<1>>.
    Found 1-bit register for signal <LinkPDat<0><0><9>>.
    Found 1-bit register for signal <LinkPDat<0><0><8>>.
    Found 1-bit register for signal <LinkPDat<0><0><7>>.
    Found 1-bit register for signal <LinkPDat<0><0><6>>.
    Found 1-bit register for signal <LinkPDat<0><0><5>>.
    Found 1-bit register for signal <LinkPDat<0><1><7>>.
    Found 1-bit register for signal <LinkPDat<0><1><6>>.
    Found 1-bit register for signal <LinkPDat<0><1><5>>.
    Found 1-bit register for signal <LinkFIFOWrReq<0>>.
    Found 1-bit register for signal <SlipReq<0>>.
    Found 1-bit register for signal <ActiveCE<0>>.
    Found 1-bit register for signal <LinkPDat<1><0><9>>.
    Found 1-bit register for signal <LinkPDat<1><0><8>>.
    Found 1-bit register for signal <LinkPDat<1><0><7>>.
    Found 1-bit register for signal <LinkPDat<1><0><6>>.
    Found 1-bit register for signal <LinkPDat<1><0><5>>.
    Found 1-bit register for signal <LinkPDat<1><1><7>>.
    Found 1-bit register for signal <LinkPDat<1><1><6>>.
    Found 1-bit register for signal <LinkPDat<1><1><5>>.
    Found 1-bit register for signal <LinkFIFOWrReq<1>>.
    Found 1-bit register for signal <SlipReq<1>>.
    Found 1-bit register for signal <ActiveCE<1>>.
    Found 1-bit register for signal <LinkPDat<2><0><9>>.
    Found 1-bit register for signal <LinkPDat<2><0><8>>.
    Found 1-bit register for signal <LinkPDat<2><0><7>>.
    Found 1-bit register for signal <LinkPDat<2><0><6>>.
    Found 1-bit register for signal <LinkPDat<2><0><5>>.
    Found 1-bit register for signal <LinkPDat<2><1><7>>.
    Found 1-bit register for signal <LinkPDat<2><1><6>>.
    Found 1-bit register for signal <LinkPDat<2><1><5>>.
    Found 1-bit register for signal <LinkFIFOWrReq<2>>.
    Found 1-bit register for signal <SlipReq<2>>.
    Found 1-bit register for signal <ActiveCE<2>>.
    Found 1-bit register for signal <ZEthClk>.
    Found 1-bit register for signal <DQEn>.
    Found 1-bit register for signal <OGLEDB>.
    Found 1-bit register for signal <Beam_On>.
    Found 1-bit register for signal <TstTrigEn>.
    Found 1-bit register for signal <MarkerSyncEn>.
    Found 1-bit register for signal <uBdebug>.
    Found 1-bit register for signal <uBdebug2>.
    Found 1-bit register for signal <IntTmgEn>.
    Found 1-bit register for signal <HrtBtBuff_rd_en>.
    Found 1-bit register for signal <HrtBtFMReq>.
    Found 1-bit register for signal <CMDwr_en>.
    Found 1-bit register for signal <CMDrd_en>.
    Found 1-bit register for signal <TmgCntEn>.
    Found 1-bit register for signal <DReqBuff_uCRd>.
    Found 1-bit register for signal <PFReqBuff_uCRd>.
    Found 1-bit register for signal <LinkBusy>.
    Found 1-bit register for signal <HrtBtTxInh>.
    Found 1-bit register for signal <DCSPktBuff_uCRd>.
    Found 1-bit register for signal <Clk80MHzAlign>.
    Found 1-bit register for signal <DCSBuff_wr_en>.
    Found 1-bit register for signal <sendGR>.
    Found 1-bit register for signal <EventBuffSpy_RdEn>.
    Found 1-bit register for signal <PLLBuffwr_en>.
    Found 1-bit register for signal <PLLBuffrd_en>.
    Found 1-bit register for signal <PllSClk>.
    Found 1-bit register for signal <PllSDat>.
    Found 1-bit register for signal <PllLd>.
    Found 1-bit register for signal <TDisA>.
    Found 1-bit register for signal <TDisB>.
    Found 1-bit register for signal <FormHold>.
    Found 1-bit register for signal <ExtTmg>.
    Found 1-bit register for signal <DRHold>.
    Found 2-bit register for signal <CommaDL<0>>.
    Found 2-bit register for signal <UsrWRDL<0>>.
    Found 2-bit register for signal <UsrRDDL<0>>.
    Found 2-bit register for signal <LinkRDDL>.
    Found 2-bit register for signal <CommaDL<1>>.
    Found 2-bit register for signal <UsrRDDL<1>>.
    Found 2-bit register for signal <RDDL>.
    Found 2-bit register for signal <WRDL>.
    Found 16-bit register for signal <GTPRxReg<0>>.
    Found 16-bit register for signal <DRcnt>.
    Found 16-bit register for signal <GTPRxReg<1>>.
    Found 16-bit register for signal <DQWrtDly<0>>.
    Found 16-bit register for signal <DQWrtDly<1>>.
    Found 16-bit register for signal <DQWrtDly<2>>.
    Found 16-bit register for signal <MarkerBits>.
    Found 16-bit register for signal <ExtuBunchOffset>.
    Found 16-bit register for signal <LEDShiftReg>.
    Found 16-bit register for signal <DCSBuff_In>.
    Found 16-bit register for signal <HeartBtCnt>.
    Found 4-bit register for signal <HrtBtWrtCnt>.
    Found 4-bit register for signal <TrigReqWdCnt>.
    Found 4-bit register for signal <DCSReqWdCnt>.
    Found 4-bit register for signal <Slippause<0>>.
    Found 4-bit register for signal <Slippause<1>>.
    Found 4-bit register for signal <Slippause<2>>.
    Found 4-bit register for signal <HrtBtRdCnt>.
    Found 4-bit register for signal <CMDBitCount>.
    Found 3-bit register for signal <DR_Handler>.
    Found 3-bit register for signal <LEDSDat>.
    Found 3-bit register for signal <LEDSClk>.
    Found 3-bit register for signal <ClkDiv>.
    Found 3-bit register for signal <LED_Shift>.
    Found 3-bit register for signal <LoopbackMode>.
    Found 3-bit register for signal <Pll_Shift>.
    Found 24-bit register for signal <ActiveReg>.
    Found 24-bit register for signal <PllShiftReg>.
    Found 12-bit register for signal <AddrReg>.
    Found 8-bit register for signal <CRCErrCnt>.
    Found 8-bit register for signal <LoopbackMarkerCnt>.
    Found 8-bit register for signal <FPGA234_Active<0>>.
    Found 8-bit register for signal <FPGA234_Active<1>>.
    Found 8-bit register for signal <FPGA234_Active<2>>.
    Found 8-bit register for signal <BnchMarkerLast>.
    Found 8-bit register for signal <MarkerDelay>.
    Found 8-bit register for signal <sendGRCnt>.
    Found 8-bit register for signal <PllStage>.
    Found 7-bit register for signal <GTPRstCnter>.
    Found 5-bit register for signal <EthWRDL>.
    Found 5-bit register for signal <EthRDDL>.
    Found 5-bit register for signal <PllBitCount>.
    Found 9-bit register for signal <ZEthA>.
    Found 32-bit register for signal <UpTimeStage>.
    Found 32-bit register for signal <UpTimeCount>.
    Found 32-bit register for signal <TestCount>.
    Found 28-bit register for signal <Counter1s>.
    Found 6-bit register for signal <LEDLd>.
    Found 48-bit register for signal <ExtuBunchCount>.
    Found 4-bit register for signal <IDReg>.
    Found 9-bit register for signal <PreScaleReg>.
    Found 1-bit register for signal <GTPRxBuff_rd_en<0>>.
    Found 1-bit register for signal <FormRst>.
    Found 4-bit register for signal <LosCounter>.
    Found 1-bit register for signal <GTPTxBuff_rd_en>.
    Found 1-bit register for signal <GTPRxBuff_rd_en<1>>.
    Found 1-bit register for signal <GPO<1>>.
    Found 1-bit register for signal <OGLEDA>.
    Found 1-bit register for signal <FMTxBsy>.
    Found 8-bit register for signal <MarkerDelayCounter>.
    Found 16-bit register for signal <HeartBeatCnt>.
    Found 16-bit register for signal <WindowTimer>.
    Found 16-bit register for signal <MarkerDelayedCnt>.
    Found 16-bit register for signal <LastWindow>.
    Found 16-bit register for signal <InjectionTs>.
    Found 4-bit register for signal <NimTrigLast>.
    Found 1-bit register for signal <MarkerDelayArm>.
    Found 2-bit register for signal <MarkerLast>.
    Found 8-bit register for signal <InjectionCnt>.
    Found 16-bit register for signal <InjectionWindow>.
    Found 5-bit register for signal <InjectionCntInWindow>.
    Found 16-bit register for signal <InjectionTs_first>.
    Found 4-bit register for signal <MarkerDelayed>.
    Found 16-bit register for signal <InjectionTimer>.
    Found 1-bit register for signal <TrigTx_Sel>.
    Found 1-bit register for signal <LinkFIFOTraceRdReq>.
    Found finite state machine <FSM_1> for signal <LED_Shift>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <Pll_Shift>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <DR_Handler>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | UsrClk2<0> (rising_edge)                       |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <LoopbackMarkerCnt[7]_GND_9_o_add_81_OUT> created at line 1257.
    Found 4-bit adder for signal <LosCounter[3]_GND_9_o_add_88_OUT> created at line 1273.
    Found 7-bit adder for signal <GTPRstCnter[6]_GND_9_o_add_137_OUT> created at line 1462.
    Found 16-bit adder for signal <MarkerDelayedCnt[15]_GND_9_o_add_293_OUT> created at line 2218.
    Found 16-bit adder for signal <HeartBeatCnt[15]_GND_9_o_add_299_OUT> created at line 2230.
    Found 16-bit adder for signal <WindowTimer[15]_GND_9_o_add_300_OUT> created at line 2237.
    Found 5-bit adder for signal <InjectionCntInWindow[4]_GND_9_o_add_305_OUT> created at line 2252.
    Found 8-bit adder for signal <InjectionCnt[7]_GND_9_o_add_316_OUT> created at line 2274.
    Found 16-bit adder for signal <InjectionTimer[15]_GND_9_o_add_317_OUT> created at line 2284.
    Found 28-bit adder for signal <Counter1s[27]_GND_9_o_add_451_OUT> created at line 2670.
    Found 16-bit adder for signal <HeartBtCnt[15]_GND_9_o_add_463_OUT> created at line 2739.
    Found 48-bit adder for signal <ExtuBunchCount[47]_GND_9_o_add_470_OUT> created at line 2761.
    Found 32-bit adder for signal <UpTimeCount[31]_GND_9_o_add_485_OUT> created at line 2861.
    Found 32-bit adder for signal <TestCount[31]_GND_9_o_add_497_OUT> created at line 2877.
    Found 3-bit adder for signal <ClkDiv[2]_GND_9_o_add_504_OUT> created at line 2890.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_47_OUT<3:0>> created at line 1205.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_60_OUT<3:0>> created at line 1229.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_73_OUT<3:0>> created at line 1243.
    Found 16-bit subtractor for signal <GND_9_o_GND_9_o_sub_125_OUT<15:0>> created at line 1418.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_201_OUT<3:0>> created at line 1827.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_216_OUT<3:0>> created at line 1827.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_231_OUT<3:0>> created at line 1827.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_292_OUT<7:0>> created at line 2211.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_457_OUT<3:0>> created at line 2726.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_535_OUT<3:0>> created at line 2939.
    Found 5-bit subtractor for signal <GND_9_o_GND_9_o_sub_576_OUT<4:0>> created at line 3026.
    Found 8x6-bit Read Only RAM for signal <CMD_Out[18]_GND_9_o_wide_mux_549_OUT>
    Found 3-bit 4-to-1 multiplexer for signal <CMD_Out[18]_GND_9_o_wide_mux_543_OUT> created at line 2948.
    Found 3-bit 4-to-1 multiplexer for signal <CMD_Out[18]_GND_9_o_wide_mux_546_OUT> created at line 2960.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DQ<15>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<14>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<13>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<12>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<11>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<10>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<9>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<8>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<7>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<6>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<5>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<4>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<3>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<2>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<1>> created at line 1888
    Found 1-bit tristate buffer for signal <DQ<0>> created at line 1888
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <iDQ<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <uCD<15>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<14>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<13>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<12>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<11>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<10>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<9>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<8>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<7>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<6>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<5>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<4>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<3>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<2>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<1>> created at line 3235
    Found 1-bit tristate buffer for signal <uCD<0>> created at line 3235
    Found 2-bit comparator equal for signal <AddrReg[11]_GA[1]_equal_22_o> created at line 1158
    Found 13-bit comparator lessequal for signal <n0059> created at line 1159
    Found 4-bit comparator greater for signal <GND_9_o_TrigReqWdCnt[3]_LessThan_40_o> created at line 1178
    Found 4-bit comparator greater for signal <GND_9_o_HrtBtWrtCnt[3]_LessThan_66_o> created at line 1233
    Found 4-bit comparator greater for signal <GND_9_o_DCSReqWdCnt[3]_LessThan_79_o> created at line 1247
    Found 4-bit comparator lessequal for signal <n0123> created at line 1293
    Found 4-bit comparator lessequal for signal <n0125> created at line 1293
    Found 9-bit comparator greater for signal <n0159> created at line 1391
    Found 13-bit comparator lessequal for signal <n0188> created at line 1452
    Found 4-bit comparator greater for signal <PWR_9_o_LosCounter[3]_LessThan_141_o> created at line 1468
    Found 13-bit comparator lessequal for signal <n0254> created at line 1527
    Found 11-bit comparator lessequal for signal <n0715> created at line 2722
    Found 10-bit comparator lessequal for signal <n0776> created at line 2893
    Found 10-bit comparator lessequal for signal <n0778> created at line 2893
    Found 13-bit comparator lessequal for signal <n0847> created at line 3100
    Found 2-bit comparator equal for signal <uCA[11]_GA[1]_equal_720_o> created at line 3235
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal MarkerLast may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n1543 may hinder XST clustering optimizations.
    Summary:
	inferred   1 RAM(s).
	inferred  26 Adder/Subtractor(s).
	inferred 855 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  16 Comparator(s).
	inferred  73 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <ControllerFPGA_1> synthesized.

Synthesizing Unit <SysPll2>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/SysPll2.vhd".
    Summary:
	no macro.
Unit <SysPll2> synthesized.

Synthesizing Unit <Clk80MHzGen>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/Clk80MHzGen.vhd".
    Found 1-bit register for signal <outp_next>.
    Found 8-bit register for signal <align_cnt>.
    Found 1-bit register for signal <outp>.
    Found 8-bit adder for signal <align_cnt[7]_GND_16_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clk80MHzGen> synthesized.

Synthesizing Unit <EventBuilder>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/EventBuilder.vhd".
WARNING:Xst:647 - Input <MarkerDelayed<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <FakeCnt>.
    Found 16-bit register for signal <FakeDat>.
    Found 16-bit register for signal <EventSum>.
    Found 16-bit register for signal <Event0>.
    Found 16-bit register for signal <Event1>.
    Found 16-bit register for signal <Event2>.
    Found 16-bit register for signal <EventBuff_Dat_b>.
    Found 16-bit register for signal <EventBuff_Dat_reg>.
    Found 16-bit register for signal <FIFOCount<0>>.
    Found 16-bit register for signal <FIFOCount<1>>.
    Found 16-bit register for signal <FIFOCount<2>>.
    Found 16-bit register for signal <debugCnt>.
    Found 16-bit register for signal <InjectionTs_sync1>.
    Found 16-bit register for signal <InjectionTs_sync2>.
    Found 16-bit register for signal <InjectionWindow_latched>.
    Found 16-bit register for signal <InjectionTs_latched>.
    Found 8-bit register for signal <StatOr>.
    Found 8-bit register for signal <Stat0>.
    Found 8-bit register for signal <FakeCntCalls_debug>.
    Found 32-bit register for signal <uBcheck>.
    Found 3-bit register for signal <LinkFIFORdReq_b>.
    Found 6-bit register for signal <current_state>.
    Found 1-bit register for signal <EventBuff_WrtEn_b>.
    Found 1-bit register for signal <EventBuff_WrtEn_reg>.
    Found 1-bit register for signal <EvBuffWrtGate>.
INFO:Xst:1799 - State wrtwdcnt0 is never reached in FSM <current_state>.
INFO:Xst:1799 - State wrtwdcnt1 is never reached in FSM <current_state>.
INFO:Xst:1799 - State wrtwdcnt2 is never reached in FSM <current_state>.
INFO:Xst:1799 - State verifyub0low is never reached in FSM <current_state>.
INFO:Xst:1799 - State verifyub0high is never reached in FSM <current_state>.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 36                                             |
    | Transitions        | 79                                             |
    | Inputs             | 23                                             |
    | Outputs            | 31                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <GND_18_o_GND_18_o_add_90_OUT> created at line 301.
    Found 16-bit adder for signal <debugCnt[15]_GND_18_o_add_92_OUT> created at line 302.
    Found 8-bit adder for signal <FakeCntCalls_debug[7]_GND_18_o_add_99_OUT> created at line 314.
    Found 16-bit adder for signal <GND_18_o_GND_18_o_add_102_OUT> created at line 321.
    Found 12-bit adder for signal <FakeCnt[11]_GND_18_o_add_120_OUT> created at line 347.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_125_OUT<15:0>> created at line 355.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_126_OUT<15:0>> created at line 355.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_129_OUT<15:0>> created at line 357.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_130_OUT<15:0>> created at line 357.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_133_OUT<15:0>> created at line 359.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_134_OUT<15:0>> created at line 359.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_222_OUT<15:0>> created at line 457.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_231_OUT<15:0>> created at line 465.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_240_OUT<15:0>> created at line 473.
    Found 16-bit 4-to-1 multiplexer for signal <_n0626> created at line 352.
    Found 16-bit 13-to-1 multiplexer for signal <_n0623> created at line 326.
    Found 9-bit comparator greater for signal <n0007> created at line 100
    Found 13-bit comparator lessequal for signal <n0019> created at line 123
    Found 13-bit comparator lessequal for signal <n0024> created at line 124
    Found 13-bit comparator lessequal for signal <n0029> created at line 125
    Found 12-bit comparator greater for signal <FakeCnt[11]_GND_18_o_LessThan_90_o> created at line 300
    Found 12-bit comparator equal for signal <FakeCnt[11]_GND_18_o_equal_92_o> created at line 301
    Found 2-bit comparator equal for signal <AddrReg[11]_GA[1]_equal_262_o> created at line 497
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 314 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EventBuilder> synthesized.

Synthesizing Unit <PacketFormer>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/PacketFormer.vhd".
    Found 1-bit register for signal <TxCRCRst>.
    Found 2-bit register for signal <TxCharIsK>.
    Found 2-bit register for signal <TxCharIsK_Pipe>.
    Found 4-bit register for signal <current_state>.
    Found 4-bit register for signal <Pkt_Timer>.
    Found 3-bit register for signal <FormStatReg>.
    Found 3-bit register for signal <TxSeqNo>.
    Found 11-bit register for signal <TxPkCnt>.
    Found 14-bit register for signal <EvTxWdCnt>.
    Found 16-bit register for signal <GTPTx_Pipe>.
    Found 16-bit register for signal <GTPTxBuff_In>.
    Found 16-bit register for signal <GTPTxBuff_Pipe>.
    Found 16-bit register for signal <GTPTxStage>.
    Found 16-bit register for signal <GTPTx>.
    Found 16-bit register for signal <TxCRCDat>.
    Found 32-bit register for signal <DReq_Count>.
    Found 1-bit register for signal <WdCountBuff_WrtEn>.
    Found 1-bit register for signal <DRdone>.
    Found 1-bit register for signal <EvTxWdCntTC>.
    Found 1-bit register for signal <TxCRCEn>.
    Found 1-bit register for signal <EventBuffErr>.
    Found 1-bit register for signal <EventBuff_RdEn>.
    Found 1-bit register for signal <DCSBuff_rd_en>.
    Found 1-bit register for signal <TStmpBuff_rd_en>.
    Found 1-bit register for signal <GTPTxBuff_wr_en>.
    Found 1-bit register for signal <MarkerSync>.
    Found 11-bit adder for signal <EventBuff_Out[13]_GND_22_o_add_44_OUT> created at line 212.
    Found 11-bit adder for signal <EventBuff_Out[13]_GND_22_o_add_47_OUT> created at line 214.
    Found 32-bit adder for signal <DReq_Count[31]_GND_22_o_add_78_OUT> created at line 250.
    Found 16-bit adder for signal <EventBuff_Out[15]_GND_22_o_add_123_OUT> created at line 342.
    Found 3-bit adder for signal <TxSeqNo[2]_GND_22_o_add_168_OUT> created at line 445.
    Found 11-bit subtractor for signal <GND_22_o_GND_22_o_sub_52_OUT<10:0>> created at line 218.
    Found 14-bit subtractor for signal <GND_22_o_GND_22_o_sub_60_OUT<13:0>> created at line 227.
    Found 4-bit subtractor for signal <GND_22_o_GND_22_o_sub_89_OUT<3:0>> created at line 262.
    Found 16x3-bit Read Only RAM for signal <current_state[3]_GND_22_o_wide_mux_38_OUT>
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 13-bit comparator greater for signal <GND_22_o_DCSBuffRdCnt[12]_LessThan_1_o> created at line 76
    Found 4-bit comparator lessequal for signal <n0074> created at line 239
    Found 4-bit comparator lessequal for signal <n0076> created at line 239
    Found 4-bit comparator greater for signal <GND_22_o_Pkt_Timer[3]_LessThan_156_o> created at line 427
    Found 14-bit comparator greater for signal <GND_22_o_EvTxWdCnt[13]_LessThan_157_o> created at line 427
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 182 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   5 Comparator(s).
	inferred 136 Multiplexer(s).
Unit <PacketFormer> synthesized.

Synthesizing Unit <FM_Tx_1>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd".
        Pwidth = 24
    Found 2-bit register for signal <n0091>.
    Found 2-bit register for signal <EnDL>.
    Found 24-bit register for signal <TxShft>.
    Found 3-bit register for signal <TxBitWdth>.
    Found 3-bit register for signal <Tx_State>.
    Found 5-bit register for signal <FM_Encode.TxBtCnt>.
    Found 1-bit register for signal <Parity>.
    Found 1-bit register for signal <Tx_Req>.
    Found finite state machine <FSM_4> for signal <TxBitWdth>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <Tx_State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | txidle                                         |
    | Power Up State     | txidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_30_o_GND_30_o_sub_41_OUT<4:0>> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <FM_Tx_1> synthesized.

Synthesizing Unit <FM_Tx_2>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/FM_Tx_Rx.vhd".
        Pwidth = 16
    Found 2-bit register for signal <n0091>.
    Found 2-bit register for signal <EnDL>.
    Found 16-bit register for signal <TxShft>.
    Found 3-bit register for signal <TxBitWdth>.
    Found 3-bit register for signal <Tx_State>.
    Found 4-bit register for signal <FM_Encode.TxBtCnt>.
    Found 1-bit register for signal <Parity>.
    Found 1-bit register for signal <Tx_Req>.
    Found finite state machine <FSM_6> for signal <TxBitWdth>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <Tx_State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | txidle                                         |
    | Power Up State     | txidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_31_o_GND_31_o_sub_41_OUT<3:0>> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <FM_Tx_2> synthesized.

Synthesizing Unit <crc>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/crc.vhd".
    Found 16-bit register for signal <lfsr_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <crc> synthesized.

Synthesizing Unit <GTPClkDCM>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/GTPClkDCM.vhd".
    Summary:
	no macro.
Unit <GTPClkDCM> synthesized.

Synthesizing Unit <GTP_Xcvr>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr.vhd".
        WRAPPER_SIM_GTPRESET_SPEEDUP = 0
        WRAPPER_CLK25_DIVIDER_0 = 10
        WRAPPER_CLK25_DIVIDER_1 = 10
        WRAPPER_PLL_DIVSEL_FB_0 = 2
        WRAPPER_PLL_DIVSEL_FB_1 = 2
        WRAPPER_PLL_DIVSEL_REF_0 = 1
        WRAPPER_PLL_DIVSEL_REF_1 = 1
        WRAPPER_SIMULATION = 0
    Summary:
	no macro.
Unit <GTP_Xcvr> synthesized.

Synthesizing Unit <GTP_Xcvr_tile>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/ipcore_dir/gtp_xcvr_tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 0
        TILE_CLK25_DIVIDER_0 = 10
        TILE_CLK25_DIVIDER_1 = 10
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <GTP_Xcvr_tile> synthesized.

Synthesizing Unit <serdes_1_to_n_clk_ddr_s8_diff>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/serdes_1_to_n_clk_ddr_s8_diff.vhd".
        S = 5
        DIFF_TERM = true
    Summary:
	no macro.
Unit <serdes_1_to_n_clk_ddr_s8_diff> synthesized.

Synthesizing Unit <serdes_1_to_n_data_ddr_s8_diff>.
    Related source file is "/home/scorrodi/Documents/nmharris/CRVFirmware/ROC/FPGA1/serdes_1_to_n_data_ddr_s8_diff.vhd".
        S = 5
        D = 3
        DIFF_TERM = true
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <mux>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 3-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_161_o_add_1_OUT> created at line 149.
    Found 5-bit adder for signal <pdcounter[4]_GND_161_o_add_43_OUT> created at line 241.
    Found 5-bit subtractor for signal <GND_161_o_GND_161_o_sub_46_OUT<4:0>> created at line 243.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_n_data_ddr_s8_diff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x3-bit single-port Read Only RAM                    : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 55
 11-bit addsub                                         : 1
 12-bit adder                                          : 2
 14-bit subtractor                                     : 1
 16-bit adder                                          : 8
 16-bit subtractor                                     : 10
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 10
 48-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 3
 5-bit subtractor                                      : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 3
# Registers                                            : 277
 1-bit register                                        : 147
 11-bit register                                       : 1
 12-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 42
 2-bit register                                        : 16
 24-bit register                                       : 3
 28-bit register                                       : 1
 3-bit register                                        : 13
 32-bit register                                       : 5
 4-bit register                                        : 15
 48-bit register                                       : 1
 5-bit register                                        : 8
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 15
 9-bit register                                        : 5
# Latches                                              : 20
 1-bit latch                                           : 20
# Comparators                                          : 28
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 7
 14-bit comparator greater                             : 1
 2-bit comparator equal                                : 3
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 2
# Multiplexers                                         : 312
 1-bit 2-to-1 multiplexer                              : 120
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 121
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 15
 48-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 11
# Xors                                                 : 49
 1-bit xor2                                            : 33
 1-bit xor3                                            : 6
 1-bit xor4                                            : 6
 1-bit xor5                                            : 2
 1-bit xor6                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit ControllerFPGA_1 Conflict on KEEP property on signal MarkerLast<0> and n1543<1> n1543<1> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FIFO_SC_4Kx16.ngc>.
Reading core <ipcore_dir/LinkFIFO.ngc>.
Reading core <ipcore_dir/FIFO_DC_1kx16.ngc>.
Reading core <ipcore_dir/FEBIDListRam.ngc>.
Reading core <ipcore_dir/CMD_Fifo.ngc>.
Reading core <ipcore_dir/PLL_Buff.ngc>.
Reading core <ipcore_dir/TrigPktBuff.ngc>.
Reading core <ipcore_dir/GTPRxFIFO.ngc>.
Loading core <FIFO_SC_4Kx16> for timing and area information for instance <EventBuff>.
Loading core <LinkFIFO> for timing and area information for instance <EventBuffSpy>.
Loading core <FIFO_DC_1kx16> for timing and area information for instance <DReqBuff>.
Loading core <FIFO_DC_1kx16> for timing and area information for instance <PFBuff>.
Loading core <FIFO_DC_1kx16> for timing and area information for instance <HrtBtBuff>.
Loading core <LinkFIFO> for timing and area information for instance <DCSPktBuff>.
Loading core <LinkFIFO> for timing and area information for instance <DCSOutBuff>.
Loading core <FEBIDListRam> for timing and area information for instance <FEBIDList>.
Loading core <LinkFIFO> for timing and area information for instance <LinkBuffTrace>.
Loading core <CMD_Fifo> for timing and area information for instance <CMDFifo>.
Loading core <PLL_Buff> for timing and area information for instance <PLLBuff>.
Loading core <TrigPktBuff> for timing and area information for instance <TimeStampBuff>.
Loading core <GTPRxFIFO> for timing and area information for instance <GenGTP_Pairs[0].GTPRxBuffs>.
Loading core <GTPRxFIFO> for timing and area information for instance <WdCountBuff>.
Loading core <GTPRxFIFO> for timing and area information for instance <GenGTP_Pairs[1].GTPRxBuffs>.
Loading core <LinkFIFO> for timing and area information for instance <GenSerdes[0].LinkBuff>.
Loading core <LinkFIFO> for timing and area information for instance <GenSerdes[1].LinkBuff>.
Loading core <LinkFIFO> for timing and area information for instance <GenSerdes[2].LinkBuff>.
Loading core <GTPRxFIFO> for timing and area information for instance <GTPTxBuff>.
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_3> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_3> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_0> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_0> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_1> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_1> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_14> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_14> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_13> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_13> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_2> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_2> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_6> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_6> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_7> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_7> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_8> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_8> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_9> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_9> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_12> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_12> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_11> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_11> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_5> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_5> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_10> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_10> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_15> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_15> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_Pipe_4> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_Pipe_4> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_13> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_13> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_0> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_0> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_1> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_1> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_5> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_5> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_12> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_12> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_6> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_6> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_7> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_7> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_8> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_8> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_4> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_4> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_9> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_9> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_11> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_11> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_3> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_3> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_10> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_10> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_2> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_2> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_15> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_15> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_14> in Unit <PacketFormerInst> is equivalent to the following FF/Latch, which will be removed : <GTPTx_14> 
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_0> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_1> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_2> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_3> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_4> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_5> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_6> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_7> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPO_1> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Stat0_7> of sequential type is unconnected in block <EventBuilderInst>.
WARNING:Xst:2677 - Node <MarkerDelayed_1> of sequential type is unconnected in block <ControllerFPGA_1>.
WARNING:Xst:2677 - Node <MarkerDelayed_2> of sequential type is unconnected in block <ControllerFPGA_1>.
WARNING:Xst:2677 - Node <MarkerDelayed_3> of sequential type is unconnected in block <ControllerFPGA_1>.

Synthesizing (advanced) Unit <Clk80MHzGen>.
The following registers are absorbed into counter <align_cnt>: 1 register on signal <align_cnt>.
Unit <Clk80MHzGen> synthesized (advanced).

Synthesizing (advanced) Unit <ControllerFPGA_1>.
The following registers are absorbed into accumulator <ExtuBunchCount>: 1 register on signal <ExtuBunchCount>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Counter1s>: 1 register on signal <Counter1s>.
The following registers are absorbed into counter <HeartBtCnt>: 1 register on signal <HeartBtCnt>.
The following registers are absorbed into counter <DRcnt>: 1 register on signal <DRcnt>.
The following registers are absorbed into counter <Slippause_0>: 1 register on signal <Slippause_0>.
The following registers are absorbed into counter <Slippause_1>: 1 register on signal <Slippause_1>.
The following registers are absorbed into counter <HrtBtRdCnt>: 1 register on signal <HrtBtRdCnt>.
The following registers are absorbed into counter <Slippause_2>: 1 register on signal <Slippause_2>.
The following registers are absorbed into counter <CMDBitCount>: 1 register on signal <CMDBitCount>.
The following registers are absorbed into counter <LoopbackMarkerCnt>: 1 register on signal <LoopbackMarkerCnt>.
The following registers are absorbed into counter <GTPRstCnter>: 1 register on signal <GTPRstCnter>.
The following registers are absorbed into counter <UpTimeCount>: 1 register on signal <UpTimeCount>.
The following registers are absorbed into counter <PllBitCount>: 1 register on signal <PllBitCount>.
The following registers are absorbed into counter <WindowTimer>: 1 register on signal <WindowTimer>.
The following registers are absorbed into counter <MarkerDelayCounter>: 1 register on signal <MarkerDelayCounter>.
The following registers are absorbed into counter <MarkerDelayedCnt>: 1 register on signal <MarkerDelayedCnt>.
The following registers are absorbed into counter <HeartBeatCnt>: 1 register on signal <HeartBeatCnt>.
The following registers are absorbed into counter <InjectionCnt>: 1 register on signal <InjectionCnt>.
The following registers are absorbed into counter <InjectionTimer>: 1 register on signal <InjectionTimer>.
The following registers are absorbed into counter <InjectionCntInWindow>: 1 register on signal <InjectionCntInWindow>.
The following registers are absorbed into counter <LosCounter>: 1 register on signal <LosCounter>.
INFO:Xst:3217 - HDL ADVISOR - Register <LEDLd> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_CMD_Out[18]_GND_9_o_wide_mux_549_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CMD_Out<18:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ControllerFPGA_1> synthesized (advanced).

Synthesizing (advanced) Unit <EventBuilder>.
The following registers are absorbed into counter <FakeCnt>: 1 register on signal <FakeCnt>.
The following registers are absorbed into counter <debugCnt>: 1 register on signal <debugCnt>.
The following registers are absorbed into counter <FakeCntCalls_debug>: 1 register on signal <FakeCntCalls_debug>.
Unit <EventBuilder> synthesized (advanced).

Synthesizing (advanced) Unit <PacketFormer>.
The following registers are absorbed into counter <TxSeqNo>: 1 register on signal <TxSeqNo>.
The following registers are absorbed into counter <EvTxWdCnt>: 1 register on signal <EvTxWdCnt>.
The following registers are absorbed into counter <DReq_Count>: 1 register on signal <DReq_Count>.
INFO:Xst:3217 - HDL ADVISOR - Register <FormStatReg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_current_state[3]_GND_22_o_wide_mux_38_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PacketFormer> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_n_data_ddr_s8_diff>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_n_data_ddr_s8_diff> synthesized (advanced).
WARNING:Xst:2677 - Node <Stat0_7> of sequential type is unconnected in block <EventBuilder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x3-bit single-port distributed Read Only RAM        : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 23
 11-bit addsub                                         : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 9
 32-bit adder                                          : 1
 4-bit subtractor                                      : 5
 5-bit addsub                                          : 3
 5-bit subtractor                                      : 1
# Counters                                             : 31
 12-bit up counter                                     : 1
 14-bit down counter                                   : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 6
 28-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 5
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 4
 9-bit up counter                                      : 3
# Accumulators                                         : 1
 48-bit up loadable accumulator                        : 1
# Registers                                            : 1132
 Flip-Flops                                            : 1132
# Comparators                                          : 28
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 7
 14-bit comparator greater                             : 1
 2-bit comparator equal                                : 3
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 2
# Multiplexers                                         : 319
 1-bit 2-to-1 multiplexer                              : 148
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 116
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 10
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 11
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 11
# Xors                                                 : 49
 1-bit xor2                                            : 33
 1-bit xor3                                            : 6
 1-bit xor4                                            : 6
 1-bit xor5                                            : 2
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_0> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_1> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_2> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_3> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_4> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_5> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_6> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CRCErrCnt_7> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GPO_1> (without init value) has a constant value of 0 in block <ControllerFPGA_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_3> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_3> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_0> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_0> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_1> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_1> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_14> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_14> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_13> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_13> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_2> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_2> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_6> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_6> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_7> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_7> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_8> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_8> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_9> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_9> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_12> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_12> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_11> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_11> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_5> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_5> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_10> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_10> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_15> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_15> 
INFO:Xst:2261 - The FF/Latch <GTPTx_Pipe_4> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxBuff_Pipe_4> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_13> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_13> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_0> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_0> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_1> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_1> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_5> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_5> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_12> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_12> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_6> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_6> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_7> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_7> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_8> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_8> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_4> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_4> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_9> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_9> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_11> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_11> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_3> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_3> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_10> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_10> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_2> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_2> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_15> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_15> 
INFO:Xst:2261 - The FF/Latch <GTPTxBuff_In_14> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTx_14> 
INFO:Xst:2261 - The FF/Latch <LinkRDDL_0> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <UsrRDDL_0_0> 
INFO:Xst:2261 - The FF/Latch <DReqBuff_wr_en> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <PFReqBuff_wr_en> 
INFO:Xst:2261 - The FF/Latch <LinkRDDL_1> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <UsrRDDL_0_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <LED_Shift[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 load     | 011
 shift    | 010
 rdfifo   | 110
 sendrst  | 101
 waitrst  | 001
 waitpclk | 100
 sendpclk | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <Pll_Shift[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 load   | 001
 shift  | 011
 waitld | 010
 sendld | 110
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <DR_Handler[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 startcounter | 001
 waiting      | 010
 send         | 011
 timeout      | 100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <EventBuilderInst/FSM_3> on signal <current_state[1:31]> with one-hot encoding.
--------------------------------------------------
 State         | Encoding
--------------------------------------------------
 idle          | 0000000000000000000000000000001
 rdinwdcnt0    | 0000000000000000100000000000000
 rdinwdcnt1    | 0000000000000000000000000001000
 rdinwdcnt2    | 0000000000000000000000000010000
 sumwdcnt      | 0000000000000000000000000100000
 wrtwdcnt      | 0000000000000000000000001000000
 wrtwdcnt0     | unreached
 wrtwdcnt1     | unreached
 wrtwdcnt2     | unreached
 rdstat0       | 0000000000000000000000010000000
 rdstat1       | 0000000000000000000000100000000
 rdstat2       | 0000000000000000000001000000000
 wrtstat       | 0000000001000000000000000000000
 wrtublow      | 0000000000000000001000000000000
 wrtubhigh     | 0000000000000000010000000000000
 waitevent     | 0000000000000000000000000000100
 readfifo      | 0000000000000000000100000000000
 readfifo0     | 0000000000000100000000000000000
 readfifo1     | 0000000000000010000000000000000
 readfifo2     | 0000000000000001000000000000000
 rdub0low      | 0000001000000000000000000000000
 rdub0high     | 0000000000001000000000000000000
 rdub1low      | 0000010000000000000000000000000
 rdub1high     | 0000000010000000000000000000000
 rdub2low      | 0000100000000000000000000000000
 rdub2high     | 0000000100000000000000000000000
 rdub          | 0000000000000000000010000000000
 verifyub0low  | unreached
 verifyub0high | unreached
 verifyub1low  | 0000000000010000000000000000000
 verifyub1high | 0001000000000000000000000000000
 verifyub2low  | 0000000000100000000000000000000
 verifyub2high | 0010000000000000000000000000000
 fake          | 0000000000000000000000000000010
 fakewrite     | 0100000000000000000000000000000
 fakereset     | 1000000000000000000000000000000
--------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DReqTx/FSM_6> on signal <TxBitWdth[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DReqTx/FSM_7> on signal <Tx_State[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 txidle   | 000
 txstrta  | 001
 txstrtb  | 011
 shfttx   | 010
 paritytx | 110
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <HeartBeatTx/FSM_4> on signal <TxBitWdth[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <HeartBeatTx/FSM_5> on signal <Tx_State[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 txidle   | 000
 txstrta  | 001
 txstrtb  | 011
 shfttx   | 010
 paritytx | 110
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GenSerdes[0].LVDSInDat0/FSM_8> on signal <state[1:4]> with user encoding.
Optimizing FSM <GenSerdes[1].LVDSInDat0/FSM_8> on signal <state[1:4]> with user encoding.
Optimizing FSM <GenSerdes[2].LVDSInDat0/FSM_8> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
WARNING:Xst:2677 - Node <Event0_0> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_1> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_2> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_3> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_4> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_5> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_6> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_7> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_8> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_9> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_10> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_11> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_12> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_13> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_14> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event0_15> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_0> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_1> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_2> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_3> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_4> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_5> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_6> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_7> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_8> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_9> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_10> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_11> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_12> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_13> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_14> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event1_15> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_0> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_1> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_2> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_3> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_4> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_5> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_6> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_7> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_8> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_9> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_10> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_11> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_12> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_13> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_14> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <Event2_15> of sequential type is unconnected in block <EventBuilder>.
WARNING:Xst:2677 - Node <DReq_Count_16> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_17> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_18> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_19> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_20> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_21> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_22> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_23> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_24> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_25> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_26> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_27> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_28> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_29> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_30> of sequential type is unconnected in block <PacketFormer>.
WARNING:Xst:2677 - Node <DReq_Count_31> of sequential type is unconnected in block <PacketFormer>.
INFO:Xst:2261 - The FF/Latch <ZEthCS> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <ZEthBE_1> 

Optimizing unit <ControllerFPGA_1> ...

Optimizing unit <EventBuilder> ...

Optimizing unit <Clk80MHzGen> ...

Optimizing unit <FM_Tx_2> ...

Optimizing unit <FM_Tx_1> ...

Optimizing unit <PacketFormer> ...
INFO:Xst:2261 - The FF/Latch <TxCRCDat_14> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxStage_14> 
INFO:Xst:2261 - The FF/Latch <TxCRCDat_8> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxStage_8> 
INFO:Xst:2261 - The FF/Latch <TxCRCDat_9> in Unit <PacketFormer> is equivalent to the following FF/Latch, which will be removed : <GTPTxStage_9> 

Optimizing unit <serdes_1_to_n_data_ddr_s8_diff> ...

Optimizing unit <crc> ...
WARNING:Xst:2677 - Node <MarkerDelayed_1> of sequential type is unconnected in block <ControllerFPGA_1>.
WARNING:Xst:2677 - Node <MarkerDelayed_2> of sequential type is unconnected in block <ControllerFPGA_1>.
WARNING:Xst:2677 - Node <MarkerDelayed_3> of sequential type is unconnected in block <ControllerFPGA_1>.
INFO:Xst:2261 - The FF/Latch <ClkDiv_0> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <Counter1s_0> 
INFO:Xst:2261 - The FF/Latch <ClkDiv_1> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <Counter1s_1> 
INFO:Xst:2261 - The FF/Latch <ClkDiv_2> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <Counter1s_2> 

Mapping all equations...
Building and optimizing final netlist ...
Replicating register DQEn to handle IOB=TRUE attribute
Changing polarity of register DQEn to handle IOB=TRUE attribute
Found area constraint ratio of 100 (+ 5) on block ControllerFPGA_1, actual ratio is 33.
Forward register balancing over carry chain PacketFormerInst/Mcount_DReq_Count_cy<0>
INFO:Xst:2261 - The FF/Latch <EventBuilderInst/current_state_FSM_FFd18> in Unit <ControllerFPGA_1> is equivalent to the following FF/Latch, which will be removed : <EventBuilderInst/EventBuff_WrtEn_b_BRB2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LinkBuffTrace> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DCSOutBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DCSPktBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuffSpy> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <HrtBtBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PFBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DReqBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[2].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[1].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <GenSerdes[0].LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LinkBuffTrace> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <LinkBuffTrace> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DCSOutBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DCSOutBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DCSPktBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DCSPktBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuffSpy> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <EventBuffSpy> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <HrtBtBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <HrtBtBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PFBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <PFBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DReqBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <DReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <CMDFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PLLBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TimeStampBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GTPTxBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GenGTP_Pairs[1].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <WdCountBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <GenGTP_Pairs[0].GTPRxBuffs> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Pipelining and Register Balancing Report ...

Processing Unit <ControllerFPGA_1> :
	Register(s) Clk80MHzGenSync/align_cnt_0 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_0_BRB0 Clk80MHzGenSync/align_cnt_0_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_1 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_1_BRB0 Clk80MHzGenSync/align_cnt_1_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_2 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_2_BRB0 Clk80MHzGenSync/align_cnt_2_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_3 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_3_BRB0 Clk80MHzGenSync/align_cnt_3_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_4 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_4_BRB0 Clk80MHzGenSync/align_cnt_4_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_5 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_5_BRB0 Clk80MHzGenSync/align_cnt_5_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_6 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_6_BRB0 Clk80MHzGenSync/align_cnt_6_BRB4.
	Register(s) Clk80MHzGenSync/align_cnt_7 has(ve) been backward balanced into : Clk80MHzGenSync/align_cnt_7_BRB0 Clk80MHzGenSync/align_cnt_7_BRB1 Clk80MHzGenSync/align_cnt_7_BRB2 Clk80MHzGenSync/align_cnt_7_BRB3 Clk80MHzGenSync/align_cnt_7_BRB4.
	Register(s) Clk80MHzGenSync/outp_next has(ve) been backward balanced into : Clk80MHzGenSync/outp_next_BRB1 Clk80MHzGenSync/outp_next_BRB2 Clk80MHzGenSync/outp_next_BRB3.
	Register(s) DReqTx/TxBitWdth_FSM_FFd4 has(ve) been backward balanced into : DReqTx/TxBitWdth_FSM_FFd4_BRB0 DReqTx/TxBitWdth_FSM_FFd4_BRB1.
	Register(s) DReqTx/TxBitWdth_FSM_FFd6 has(ve) been backward balanced into : DReqTx/TxBitWdth_FSM_FFd6_BRB0 DReqTx/TxBitWdth_FSM_FFd6_BRB1 DReqTx/TxBitWdth_FSM_FFd6_BRB2 DReqTx/TxBitWdth_FSM_FFd6_BRB3 DReqTx/TxBitWdth_FSM_FFd6_BRB5.
	Register(s) EventBuilderInst/EventBuff_WrtEn_b has(ve) been backward balanced into : EventBuilderInst/EventBuff_WrtEn_b_BRB0 EventBuilderInst/EventBuff_WrtEn_b_BRB1 EventBuilderInst/EventBuff_WrtEn_b_BRB3 EventBuilderInst/EventBuff_WrtEn_b_BRB4 EventBuilderInst/EventBuff_WrtEn_b_BRB5.
	Register(s) HeartBeatTx/TxBitWdth_FSM_FFd4 has(ve) been backward balanced into : HeartBeatTx/TxBitWdth_FSM_FFd4_BRB0 HeartBeatTx/TxBitWdth_FSM_FFd4_BRB1.
	Register(s) HeartBeatTx/TxBitWdth_FSM_FFd6 has(ve) been backward balanced into : HeartBeatTx/TxBitWdth_FSM_FFd6_BRB0 HeartBeatTx/TxBitWdth_FSM_FFd6_BRB1 HeartBeatTx/TxBitWdth_FSM_FFd6_BRB2 HeartBeatTx/TxBitWdth_FSM_FFd6_BRB3 HeartBeatTx/TxBitWdth_FSM_FFd6_BRB5.
	Register(s) PacketFormerInst/TxCharIsK_Pipe_0 has(ve) been backward balanced into : PacketFormerInst/TxCharIsK_Pipe_0_BRB0 PacketFormerInst/TxCharIsK_Pipe_0_BRB1 PacketFormerInst/TxCharIsK_Pipe_0_BRB2 PacketFormerInst/TxCharIsK_Pipe_0_BRB3 PacketFormerInst/TxCharIsK_Pipe_0_BRB4 PacketFormerInst/TxCharIsK_Pipe_0_BRB5.
	Register(s) PacketFormerInst/TxCharIsK_Pipe_1 has(ve) been backward balanced into : PacketFormerInst/TxCharIsK_Pipe_1_BRB0 PacketFormerInst/TxCharIsK_Pipe_1_BRB1 PacketFormerInst/TxCharIsK_Pipe_1_BRB2 PacketFormerInst/TxCharIsK_Pipe_1_BRB3 PacketFormerInst/TxCharIsK_Pipe_1_BRB4.
	Register(s) PllShiftReg_0 has(ve) been backward balanced into : PllShiftReg_0_BRB1.
	Register(s) PllShiftReg_1 has(ve) been backward balanced into : PllShiftReg_1_BRB1 PllShiftReg_1_BRB2.
	Register(s) PllShiftReg_10 has(ve) been backward balanced into : PllShiftReg_10_BRB1 PllShiftReg_10_BRB2.
	Register(s) PllShiftReg_11 has(ve) been backward balanced into : PllShiftReg_11_BRB1 PllShiftReg_11_BRB2.
	Register(s) PllShiftReg_12 has(ve) been backward balanced into : PllShiftReg_12_BRB1 PllShiftReg_12_BRB2.
	Register(s) PllShiftReg_13 has(ve) been backward balanced into : PllShiftReg_13_BRB1 PllShiftReg_13_BRB2.
	Register(s) PllShiftReg_14 has(ve) been backward balanced into : PllShiftReg_14_BRB1 PllShiftReg_14_BRB2.
	Register(s) PllShiftReg_15 has(ve) been backward balanced into : PllShiftReg_15_BRB1 PllShiftReg_15_BRB2.
	Register(s) PllShiftReg_16 has(ve) been backward balanced into : PllShiftReg_16_BRB1 PllShiftReg_16_BRB2.
	Register(s) PllShiftReg_17 has(ve) been backward balanced into : PllShiftReg_17_BRB1 PllShiftReg_17_BRB2.
	Register(s) PllShiftReg_18 has(ve) been backward balanced into : PllShiftReg_18_BRB1 PllShiftReg_18_BRB2.
	Register(s) PllShiftReg_19 has(ve) been backward balanced into : PllShiftReg_19_BRB1 PllShiftReg_19_BRB2.
	Register(s) PllShiftReg_2 has(ve) been backward balanced into : PllShiftReg_2_BRB1 PllShiftReg_2_BRB2.
	Register(s) PllShiftReg_20 has(ve) been backward balanced into : PllShiftReg_20_BRB1 PllShiftReg_20_BRB2.
	Register(s) PllShiftReg_21 has(ve) been backward balanced into : PllShiftReg_21_BRB1 PllShiftReg_21_BRB2.
	Register(s) PllShiftReg_22 has(ve) been backward balanced into : PllShiftReg_22_BRB1 PllShiftReg_22_BRB2.
	Register(s) PllShiftReg_23 has(ve) been backward balanced into : PllShiftReg_23_BRB0 PllShiftReg_23_BRB1 PllShiftReg_23_BRB2.
	Register(s) PllShiftReg_3 has(ve) been backward balanced into : PllShiftReg_3_BRB1 PllShiftReg_3_BRB2.
	Register(s) PllShiftReg_4 has(ve) been backward balanced into : PllShiftReg_4_BRB1 PllShiftReg_4_BRB2.
	Register(s) PllShiftReg_5 has(ve) been backward balanced into : PllShiftReg_5_BRB1 PllShiftReg_5_BRB2.
	Register(s) PllShiftReg_6 has(ve) been backward balanced into : PllShiftReg_6_BRB1 PllShiftReg_6_BRB2.
	Register(s) PllShiftReg_7 has(ve) been backward balanced into : PllShiftReg_7_BRB1 PllShiftReg_7_BRB2.
	Register(s) PllShiftReg_8 has(ve) been backward balanced into : PllShiftReg_8_BRB1 PllShiftReg_8_BRB2.
	Register(s) PllShiftReg_9 has(ve) been backward balanced into : PllShiftReg_9_BRB1 PllShiftReg_9_BRB2.
Unit <ControllerFPGA_1> processed.
Replicating register DQEn to handle IOB=TRUE attribute
Replicating register DQWrtDly_2_15 to handle IOB=TRUE attribute
Replicating register ZEthCS to handle IOB=TRUE attribute
Replicating register TDisA to handle IOB=TRUE attribute
Replicating register TDisB to handle IOB=TRUE attribute
Replicating register PllPDn to handle IOB=TRUE attribute
Replicating register ZEthWE to handle IOB=TRUE attribute
Replicating register ZEthClk to handle IOB=TRUE attribute
Replicating register HrtBtFMTxEn to handle IOB=TRUE attribute
Replicating register Marker to handle IOB=TRUE attribute

FlipFlop DQEn has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1575
 Flip-Flops                                            : 1575

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ControllerFPGA_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6888
#      GND                         : 38
#      INV                         : 136
#      LUT1                        : 505
#      LUT2                        : 682
#      LUT3                        : 539
#      LUT4                        : 810
#      LUT5                        : 560
#      LUT6                        : 1334
#      MUXCY                       : 1277
#      MUXF7                       : 29
#      VCC                         : 17
#      XORCY                       : 961
# FlipFlops/Latches                : 4225
#      FD                          : 113
#      FDC                         : 1620
#      FDCE                        : 1701
#      FDE                         : 36
#      FDP                         : 295
#      FDPE                        : 110
#      FDRE                        : 328
#      IDDR2                       : 2
#      LD                          : 4
#      LDE_1                       : 16
# RAMS                             : 55
#      RAMB16BWER                  : 51
#      RAMB8BWER                   : 4
# Clock Buffers                    : 15
#      BUFG                        : 15
# IO Buffers                       : 136
#      BUFIO2                      : 5
#      IBUF                        : 26
#      IBUFDS                      : 4
#      IBUFDS_DIFF_OUT             : 3
#      IBUFGDS                     : 10
#      IOBUF                       : 32
#      OBUF                        : 55
#      OBUFDS                      : 1
# DCMs                             : 3
#      DCM_SP                      : 3
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1
# Others                           : 45
#      BUFIO2_2CLK                 : 3
#      IODELAY2                    : 24
#      ISERDES2                    : 18

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4130  out of  30064    13%  
 Number of Slice LUTs:                 4566  out of  15032    30%  
    Number used as Logic:              4566  out of  15032    30%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6323
   Number with an unused Flip Flop:    2193  out of   6323    34%  
   Number with an unused LUT:          1757  out of   6323    27%  
   Number of fully used LUT-FF pairs:  2373  out of   6323    37%  
   Number of unique control sets:       324

IO Utilization: 
 Number of IOs:                         158
 Number of bonded IOBs:                 149  out of    250    59%  
    IOB Flip Flops/Latches:              95

Specific Feature Utilization:
 Number of Block RAM/FIFO:               53  out of     52   101% (*) 
    Number using Block RAM only:         53
 Number of BUFG/BUFGCTRLs:               15  out of     16    93%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                                                     | Clock buffer(FF name)                 | Load  |
-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------+
GTPSysClk<0><0>                                                                                                  | DCM_SP:CLK0                           | 1946  |
ClkB_P                                                                                                           | DCM_SP:CLKFX                          | 1321  |
GenSerdes[0].LVDSInClk0/ddly_m                                                                                   | BUFIO2_2CLK+BUFG                      | 247   |
GenSerdes[1].LVDSInClk0/ddly_m                                                                                   | BUFIO2_2CLK+BUFG                      | 151   |
GenSerdes[2].LVDSInClk0/ddly_m                                                                                   | BUFIO2_2CLK+BUFG                      | 151   |
ClkB_P                                                                                                           | DCM_SP:CLK90                          | 144   |
GTPSysClk<1><0>                                                                                                  | DCM_SP:CLK0                           | 122   |
EthRDDL_4                                                                                                        | NONE(iDQ_14)                          | 16    |
Clk80MHzGenSync/outp                                                                                             | BUFG                                  | 209   |
ClkB_P                                                                                                           | DCM_SP:CLK270                         | 2     |
PacketFormerInst/current_state[3]_PWR_17_o_Mux_30_o(PacketFormerInst/Mmux_current_state[3]_PWR_17_o_Mux_30_o11:O)| NONE(*)(PacketFormerInst/next_state_1)| 4     |
-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 24.631ns (Maximum Frequency: 40.599MHz)
   Minimum input arrival time before clock: 10.325ns
   Maximum output required time after clock: 10.268ns
   Maximum combinational path delay: 14.659ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTPSysClk<0><0>'
  Clock period: 7.539ns (frequency: 132.635MHz)
  Total number of paths / destination ports: 44266 / 4949
-------------------------------------------------------------------------
Delay:               7.539ns (Levels of Logic = 6)
  Source:            PacketFormerInst/Pkt_Timer_1 (FF)
  Destination:       PacketFormerInst/GTPTxStage_0 (FF)
  Source Clock:      GTPSysClk<0><0> rising
  Destination Clock: GTPSysClk<0><0> rising

  Data Path: PacketFormerInst/Pkt_Timer_1 to PacketFormerInst/GTPTxStage_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           113   0.447   2.256  PacketFormerInst/Pkt_Timer_1 (PacketFormerInst/Pkt_Timer_1)
     LUT6:I1->O            1   0.203   0.580  PacketFormerInst/Mmux__n05171131 (PacketFormerInst/Mmux__n0517113)
     LUT6:I5->O            1   0.205   0.580  PacketFormerInst/Mmux__n05171132 (PacketFormerInst/Mmux__n05171131)
     LUT5:I4->O            1   0.205   0.924  PacketFormerInst/Mmux__n05171133 (PacketFormerInst/Mmux__n05171132)
     LUT6:I1->O            1   0.203   0.808  PacketFormerInst/Mmux__n05171134 (PacketFormerInst/Mmux__n05171133)
     LUT6:I3->O            2   0.205   0.617  PacketFormerInst/Mmux__n05171136 (PacketFormerInst/_n0519<0>)
     LUT5:I4->O            1   0.205   0.000  PacketFormerInst/Mmux__n051723 (PacketFormerInst/_n0517<0>)
     FDCE:D                    0.102          PacketFormerInst/GTPTxStage_0
    ----------------------------------------
    Total                      7.539ns (1.775ns logic, 5.764ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkB_P'
  Clock period: 24.631ns (frequency: 40.599MHz)
  Total number of paths / destination ports: 25251 / 3080
-------------------------------------------------------------------------
Delay:               1.232ns (Levels of Logic = 0)
  Source:            Clk80MHzAlign (FF)
  Destination:       Clk80MHzGenSync/outp_next_BRB2 (FF)
  Source Clock:      ClkB_P rising 0.6X
  Destination Clock: ClkB_P rising +90

  Data Path: Clk80MHzAlign to Clk80MHzGenSync/outp_next_BRB2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Clk80MHzAlign (Clk80MHzAlign)
     FDP:D                     0.102          Clk80MHzGenSync/outp_next_BRB2
    ----------------------------------------
    Total                      1.232ns (0.549ns logic, 0.683ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GenSerdes[0].LVDSInClk0/ddly_m'
  Clock period: 4.431ns (frequency: 225.662MHz)
  Total number of paths / destination ports: 1499 / 601
-------------------------------------------------------------------------
Delay:               4.431ns (Levels of Logic = 3)
  Source:            GenSerdes[0].LVDSInDat0/state_FSM_FFd4 (FF)
  Destination:       GenSerdes[0].LVDSInDat0/ce_data_inta (FF)
  Source Clock:      GenSerdes[0].LVDSInClk0/ddly_m rising
  Destination Clock: GenSerdes[0].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[0].LVDSInDat0/state_FSM_FFd4 to GenSerdes[0].LVDSInDat0/ce_data_inta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.156  GenSerdes[0].LVDSInDat0/state_FSM_FFd4 (GenSerdes[0].LVDSInDat0/state_FSM_FFd4)
     LUT4:I0->O            9   0.203   1.194  GenSerdes[0].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o31 (GenSerdes[0].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o_bdd5)
     LUT6:I0->O            1   0.203   0.924  GenSerdes[0].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o1 (GenSerdes[0].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o)
     LUT5:I0->O            1   0.203   0.000  GenSerdes[0].LVDSInDat0/ce_data_inta_rstpot (GenSerdes[0].LVDSInDat0/ce_data_inta_rstpot)
     FDC:D                     0.102          GenSerdes[0].LVDSInDat0/ce_data_inta
    ----------------------------------------
    Total                      4.431ns (1.158ns logic, 3.273ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GenSerdes[1].LVDSInClk0/ddly_m'
  Clock period: 4.346ns (frequency: 230.075MHz)
  Total number of paths / destination ports: 902 / 330
-------------------------------------------------------------------------
Delay:               4.346ns (Levels of Logic = 3)
  Source:            GenSerdes[1].LVDSInDat0/state_FSM_FFd4 (FF)
  Destination:       GenSerdes[1].LVDSInDat0/ce_data_inta (FF)
  Source Clock:      GenSerdes[1].LVDSInClk0/ddly_m rising
  Destination Clock: GenSerdes[1].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[1].LVDSInDat0/state_FSM_FFd4 to GenSerdes[1].LVDSInDat0/ce_data_inta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.156  GenSerdes[1].LVDSInDat0/state_FSM_FFd4 (GenSerdes[1].LVDSInDat0/state_FSM_FFd4)
     LUT4:I0->O            6   0.203   1.109  GenSerdes[1].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o31 (GenSerdes[1].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o_bdd5)
     LUT6:I0->O            1   0.203   0.924  GenSerdes[1].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o1 (GenSerdes[1].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o)
     LUT5:I0->O            1   0.203   0.000  GenSerdes[1].LVDSInDat0/ce_data_inta_rstpot (GenSerdes[1].LVDSInDat0/ce_data_inta_rstpot)
     FDC:D                     0.102          GenSerdes[1].LVDSInDat0/ce_data_inta
    ----------------------------------------
    Total                      4.346ns (1.158ns logic, 3.188ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GenSerdes[2].LVDSInClk0/ddly_m'
  Clock period: 4.481ns (frequency: 223.179MHz)
  Total number of paths / destination ports: 948 / 330
-------------------------------------------------------------------------
Delay:               4.481ns (Levels of Logic = 3)
  Source:            GenSerdes[2].LVDSInDat0/state_FSM_FFd4 (FF)
  Destination:       GenSerdes[2].LVDSInDat0/ce_data_inta (FF)
  Source Clock:      GenSerdes[2].LVDSInClk0/ddly_m rising
  Destination Clock: GenSerdes[2].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[2].LVDSInDat0/state_FSM_FFd4 to GenSerdes[2].LVDSInDat0/ce_data_inta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.205  GenSerdes[2].LVDSInDat0/state_FSM_FFd4 (GenSerdes[2].LVDSInDat0/state_FSM_FFd4)
     LUT4:I0->O            9   0.203   1.194  GenSerdes[2].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o31 (GenSerdes[2].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o_bdd5)
     LUT6:I0->O            1   0.203   0.924  GenSerdes[2].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o1 (GenSerdes[2].LVDSInDat0/pdcounter[4]_GND_161_o_MUX_414_o)
     LUT5:I0->O            1   0.203   0.000  GenSerdes[2].LVDSInDat0/ce_data_inta_rstpot (GenSerdes[2].LVDSInDat0/ce_data_inta_rstpot)
     FDC:D                     0.102          GenSerdes[2].LVDSInDat0/ce_data_inta
    ----------------------------------------
    Total                      4.481ns (1.158ns logic, 3.323ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTPSysClk<1><0>'
  Clock period: 3.742ns (frequency: 267.250MHz)
  Total number of paths / destination ports: 1342 / 397
-------------------------------------------------------------------------
Delay:               3.742ns (Levels of Logic = 2)
  Source:            GTPRxBuff_rd_en_1 (FF)
  Destination:       GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0 (FF)
  Source Clock:      GTPSysClk<1><0> rising
  Destination Clock: GTPSysClk<1><0> rising

  Data Path: GTPRxBuff_rd_en_1 to GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             59   0.447   1.835  GTPRxBuff_rd_en_1 (GTPRxBuff_rd_en_1)
     begin scope: 'GenGTP_Pairs[1].GTPRxBuffs:rd_en'
     LUT4:I1->O           13   0.205   0.932  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en)
     FDCE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0
    ----------------------------------------
    Total                      3.742ns (0.974ns logic, 2.768ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk80MHzGenSync/outp'
  Clock period: 4.774ns (frequency: 209.470MHz)
  Total number of paths / destination ports: 2094 / 369
-------------------------------------------------------------------------
Delay:               4.774ns (Levels of Logic = 2)
  Source:            NimTrigLast_2 (FF)
  Destination:       InjectionTs_first_0 (FF)
  Source Clock:      Clk80MHzGenSync/outp rising
  Destination Clock: Clk80MHzGenSync/outp rising

  Data Path: NimTrigLast_2 to InjectionTs_first_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.943  NimTrigLast_2 (NimTrigLast_2)
     LUT4:I1->O           41   0.205   1.648  NimTrigLast[3]_GND_9_o_equal_316_o<3>1 (NimTrigLast[3]_GND_9_o_equal_316_o)
     LUT6:I3->O           16   0.205   1.004  _n2188_inv (_n2188_inv)
     FDCE:CE                   0.322          InjectionTs_first_0
    ----------------------------------------
    Total                      4.774ns (1.179ns logic, 3.595ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GTPSysClk<0><0>'
  Total number of paths / destination ports: 9487 / 705
-------------------------------------------------------------------------
Offset:              9.896ns (Levels of Logic = 5)
  Source:            uCA<3> (PAD)
  Destination:       TrigReqWdCnt_0 (FF)
  Destination Clock: GTPSysClk<0><0> rising

  Data Path: uCA<3> to TrigReqWdCnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.919  uCA_3_IBUF (uCA_3_IBUF)
     LUT6:I0->O           15   0.203   1.346  GTPRst21 (GTPRst2)
     LUT6:I0->O           22   0.203   1.362  GTPRxRst11 (GTPRxRst1)
     LUT4:I1->O          654   0.205   2.229  GTPRxRst1 (GTPRxRst)
     LUT6:I4->O            4   0.203   0.683  _n2081_inv (_n2081_inv)
     FDCE:CE                   0.322          TrigReqWdCnt_0
    ----------------------------------------
    Total                      9.896ns (2.358ns logic, 7.538ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkB_P'
  Total number of paths / destination ports: 4615 / 991
-------------------------------------------------------------------------
Offset:              9.450ns (Levels of Logic = 5)
  Source:            uCA<6> (PAD)
  Destination:       TestCount_0 (FF)
  Destination Clock: ClkB_P rising 0.6X

  Data Path: uCA<6> to TestCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.727  uCA_6_IBUF (uCA_6_IBUF)
     LUT6:I0->O           11   0.203   1.130  CpldCS_uCA[11]_AND_261_o11 (CpldCS_uCA[11]_AND_261_o1)
     LUT5:I1->O           17   0.203   1.275  uCA[9]_GND_9_o_equal_494_o<9>1 (uCA[9]_GND_9_o_equal_494_o)
     LUT4:I0->O           33   0.203   1.670  GND_9_o_uCA[9]_AND_398_o1 (GND_9_o_uCA[9]_AND_398_o)
     LUT6:I0->O           32   0.203   1.291  _n2127_inv (_n2127_inv)
     FDCE:CE                   0.322          TestCount_0
    ----------------------------------------
    Total                      9.450ns (2.356ns logic, 7.094ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GenSerdes[0].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 850 / 109
-------------------------------------------------------------------------
Offset:              9.452ns (Levels of Logic = 7)
  Source:            uCA<6> (PAD)
  Destination:       GenSerdes[0].LVDSInDat0/inc_data_int (FF)
  Destination Clock: GenSerdes[0].LVDSInClk0/ddly_m rising

  Data Path: uCA<6> to GenSerdes[0].LVDSInDat0/inc_data_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.727  uCA_6_IBUF (uCA_6_IBUF)
     LUT6:I0->O           11   0.203   0.883  CpldCS_uCA[11]_AND_261_o11 (CpldCS_uCA[11]_AND_261_o1)
     LUT5:I4->O            9   0.205   1.077  CpldCS_uCA[11]_AND_261_o31 (CpldCS_uCA[11]_AND_261_o3)
     LUT6:I2->O           84   0.203   1.772  SerdesRst1 (SerdesRst)
     LUT5:I4->O            2   0.205   0.864  GenSerdes[0].LVDSInDat0/_n023641 (GenSerdes[0].LVDSInDat0/_n0236_bdd2)
     LUT6:I2->O            1   0.203   0.580  GenSerdes[0].LVDSInDat0/_n024611 (GenSerdes[0].LVDSInDat0/_n0246)
     LUT6:I5->O            1   0.205   0.000  GenSerdes[0].LVDSInDat0/inc_data_int_rstpot (GenSerdes[0].LVDSInDat0/inc_data_int_rstpot)
     FD:D                      0.102          GenSerdes[0].LVDSInDat0/inc_data_int
    ----------------------------------------
    Total                      9.452ns (2.548ns logic, 6.904ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GenSerdes[1].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 762 / 96
-------------------------------------------------------------------------
Offset:              9.452ns (Levels of Logic = 7)
  Source:            uCA<6> (PAD)
  Destination:       GenSerdes[1].LVDSInDat0/inc_data_int (FF)
  Destination Clock: GenSerdes[1].LVDSInClk0/ddly_m rising

  Data Path: uCA<6> to GenSerdes[1].LVDSInDat0/inc_data_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.727  uCA_6_IBUF (uCA_6_IBUF)
     LUT6:I0->O           11   0.203   0.883  CpldCS_uCA[11]_AND_261_o11 (CpldCS_uCA[11]_AND_261_o1)
     LUT5:I4->O            9   0.205   1.077  CpldCS_uCA[11]_AND_261_o31 (CpldCS_uCA[11]_AND_261_o3)
     LUT6:I2->O           84   0.203   1.772  SerdesRst1 (SerdesRst)
     LUT5:I4->O            2   0.205   0.864  GenSerdes[1].LVDSInDat0/_n023641 (GenSerdes[1].LVDSInDat0/_n0236_bdd2)
     LUT6:I2->O            1   0.203   0.580  GenSerdes[1].LVDSInDat0/_n024611 (GenSerdes[1].LVDSInDat0/_n0246)
     LUT6:I5->O            1   0.205   0.000  GenSerdes[1].LVDSInDat0/inc_data_int_rstpot (GenSerdes[1].LVDSInDat0/inc_data_int_rstpot)
     FD:D                      0.102          GenSerdes[1].LVDSInDat0/inc_data_int
    ----------------------------------------
    Total                      9.452ns (2.548ns logic, 6.904ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GenSerdes[2].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 746 / 96
-------------------------------------------------------------------------
Offset:              8.848ns (Levels of Logic = 6)
  Source:            uCA<6> (PAD)
  Destination:       GenSerdes[2].LVDSInDat0/rst_data (FF)
  Destination Clock: GenSerdes[2].LVDSInClk0/ddly_m rising

  Data Path: uCA<6> to GenSerdes[2].LVDSInDat0/rst_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.727  uCA_6_IBUF (uCA_6_IBUF)
     LUT6:I0->O           11   0.203   0.883  CpldCS_uCA[11]_AND_261_o11 (CpldCS_uCA[11]_AND_261_o1)
     LUT5:I4->O            9   0.205   1.077  CpldCS_uCA[11]_AND_261_o31 (CpldCS_uCA[11]_AND_261_o3)
     LUT6:I2->O           84   0.203   1.876  SerdesRst1 (SerdesRst)
     LUT6:I4->O            1   0.203   0.944  GenSerdes[2].LVDSInDat0/rst_data_rstpot (GenSerdes[2].LVDSInDat0/rst_data_rstpot)
     LUT6:I0->O            1   0.203   0.000  GenSerdes[2].LVDSInDat0/rst_data_rstpot1 (GenSerdes[2].LVDSInDat0/rst_data_rstpot1)
     FD:D                      0.102          GenSerdes[2].LVDSInDat0/rst_data
    ----------------------------------------
    Total                      8.848ns (2.341ns logic, 6.507ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GTPSysClk<1><0>'
  Total number of paths / destination ports: 62 / 29
-------------------------------------------------------------------------
Offset:              9.013ns (Levels of Logic = 5)
  Source:            uCA<3> (PAD)
  Destination:       GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: GTPSysClk<1><0> rising

  Data Path: uCA<3> to GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.919  uCA_3_IBUF (uCA_3_IBUF)
     LUT6:I0->O           15   0.203   1.346  GTPRst21 (GTPRst2)
     LUT6:I0->O           22   0.203   1.362  GTPRxRst11 (GTPRxRst1)
     LUT4:I1->O          654   0.205   2.124  GTPRxRst1 (GTPRxRst)
     begin scope: 'GenGTP_Pairs[1].GTPRxBuffs:rst'
     FDP:PRE                   0.430          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    ----------------------------------------
    Total                      9.013ns (2.263ns logic, 6.750ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EthRDDL_4'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            DQ<14> (PAD)
  Destination:       iDQ_14 (LATCH)
  Destination Clock: EthRDDL_4 rising

  Data Path: DQ<14> to iDQ_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.579  DQ_14_IOBUF (N194)
     LDE_1:D                   0.037          iDQ_14
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk80MHzGenSync/outp'
  Total number of paths / destination ports: 2861 / 221
-------------------------------------------------------------------------
Offset:              10.325ns (Levels of Logic = 5)
  Source:            uCA<3> (PAD)
  Destination:       InjectionTimer_0 (FF)
  Destination Clock: Clk80MHzGenSync/outp rising

  Data Path: uCA<3> to InjectionTimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.919  uCA_3_IBUF (uCA_3_IBUF)
     LUT6:I0->O           15   0.203   1.346  GTPRst21 (GTPRst2)
     LUT6:I0->O           22   0.203   1.362  GTPRxRst11 (GTPRxRst1)
     LUT4:I1->O          654   0.205   2.229  GTPRxRst1 (GTPRxRst)
     LUT5:I3->O           16   0.203   1.004  _n19961 (_n1996)
     FDRE:R                    0.430          InjectionTimer_0
    ----------------------------------------
    Total                     10.325ns (2.466ns logic, 7.859ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EthRDDL_4'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 2)
  Source:            iDQ_15 (LATCH)
  Destination:       uCD<15> (PAD)
  Source Clock:      EthRDDL_4 rising

  Data Path: iDQ_15 to uCD<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.498   0.944  iDQ_15 (iDQ_15)
     LUT6:I0->O            1   0.203   0.579  Mmux_Z_9_o_iCD[15]_MUX_672_o119 (uCD_15_IOBUF)
     IOBUF:I->IO               2.571          uCD_15_IOBUF (uCD<15>)
    ----------------------------------------
    Total                      4.795ns (3.272ns logic, 1.523ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkB_P'
  Total number of paths / destination ports: 416 / 69
-------------------------------------------------------------------------
Offset:              8.027ns (Levels of Logic = 5)
  Source:            Clk80MHzGenSync/align_cnt_7_BRB1 (FF)
  Destination:       uCD<14> (PAD)
  Source Clock:      ClkB_P rising +90

  Data Path: Clk80MHzGenSync/align_cnt_7_BRB1 to uCD<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.077  Clk80MHzGenSync/align_cnt_7_BRB1 (Clk80MHzGenSync/align_cnt_7_BRB1)
     LUT5:I1->O            3   0.203   1.015  Clk80MHzGenSync/align_cnt_6_rstpot (Clk80MHzGenSync/align_cnt_6)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_9_o_iCD[14]_MUX_674_o19 (Mmux_Z_9_o_iCD[14]_MUX_674_o18)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_9_o_iCD[14]_MUX_674_o115 (Mmux_Z_9_o_iCD[14]_MUX_674_o114)
     LUT5:I4->O            1   0.205   0.579  Mmux_Z_9_o_iCD[14]_MUX_674_o116 (uCD_14_IOBUF)
     IOBUF:I->IO               2.571          uCD_14_IOBUF (uCD<14>)
    ----------------------------------------
    Total                      8.027ns (3.832ns logic, 4.195ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk80MHzGenSync/outp'
  Total number of paths / destination ports: 111 / 19
-------------------------------------------------------------------------
Offset:              9.973ns (Levels of Logic = 7)
  Source:            LastWindow_12 (FF)
  Destination:       uCD<12> (PAD)
  Source Clock:      Clk80MHzGenSync/outp rising

  Data Path: LastWindow_12 to uCD<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.447   0.961  LastWindow_12 (LastWindow_12)
     LUT6:I1->O            1   0.203   0.827  Mmux_Z_9_o_iCD[12]_MUX_678_o14 (Mmux_Z_9_o_iCD[12]_MUX_678_o13)
     LUT6:I2->O            1   0.203   0.808  Mmux_Z_9_o_iCD[12]_MUX_678_o16 (Mmux_Z_9_o_iCD[12]_MUX_678_o15)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_9_o_iCD[12]_MUX_678_o114_SW0 (N428)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[12]_MUX_678_o114 (Mmux_Z_9_o_iCD[12]_MUX_678_o113)
     LUT6:I2->O            1   0.203   0.924  Mmux_Z_9_o_iCD[12]_MUX_678_o115 (Mmux_Z_9_o_iCD[12]_MUX_678_o114)
     LUT6:I1->O            1   0.203   0.579  Mmux_Z_9_o_iCD[12]_MUX_678_o118 (uCD_12_IOBUF)
     IOBUF:I->IO               2.571          uCD_12_IOBUF (uCD<12>)
    ----------------------------------------
    Total                      9.973ns (4.240ns logic, 5.733ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GTPSysClk<0><0>'
  Total number of paths / destination ports: 242 / 16
-------------------------------------------------------------------------
Offset:              10.268ns (Levels of Logic = 7)
  Source:            GTPRstArm (FF)
  Destination:       uCD<12> (PAD)
  Source Clock:      GTPSysClk<0><0> rising

  Data Path: GTPRstArm to uCD<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.273  GTPRstArm (GTPRstArm)
     LUT6:I0->O            1   0.203   0.808  Mmux_Z_9_o_iCD[12]_MUX_678_o15 (Mmux_Z_9_o_iCD[12]_MUX_678_o14)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_9_o_iCD[12]_MUX_678_o16 (Mmux_Z_9_o_iCD[12]_MUX_678_o15)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_9_o_iCD[12]_MUX_678_o114_SW0 (N428)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[12]_MUX_678_o114 (Mmux_Z_9_o_iCD[12]_MUX_678_o113)
     LUT6:I2->O            1   0.203   0.924  Mmux_Z_9_o_iCD[12]_MUX_678_o115 (Mmux_Z_9_o_iCD[12]_MUX_678_o114)
     LUT6:I1->O            1   0.203   0.579  Mmux_Z_9_o_iCD[12]_MUX_678_o118 (uCD_12_IOBUF)
     IOBUF:I->IO               2.571          uCD_12_IOBUF (uCD<12>)
    ----------------------------------------
    Total                     10.268ns (4.242ns logic, 6.026ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GTPSysClk<1><0>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              8.666ns (Levels of Logic = 7)
  Source:            GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:       uCD<5> (PAD)
  Source Clock:      GTPSysClk<1><0> rising

  Data Path: GenGTP_Pairs[1].GTPRxBuffs/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.808  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (full)
     end scope: 'GenGTP_Pairs[1].GTPRxBuffs:full'
     LUT5:I2->O            1   0.205   0.924  Mmux_Z_9_o_iCD[5]_MUX_692_o13 (Mmux_Z_9_o_iCD[5]_MUX_692_o12)
     LUT6:I1->O            1   0.203   0.808  Mmux_Z_9_o_iCD[5]_MUX_692_o114_SW0 (N436)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[5]_MUX_692_o114 (Mmux_Z_9_o_iCD[5]_MUX_692_o113)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[5]_MUX_692_o117 (Mmux_Z_9_o_iCD[5]_MUX_692_o116)
     LUT6:I4->O            1   0.203   0.579  Mmux_Z_9_o_iCD[5]_MUX_692_o122 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                      8.666ns (4.037ns logic, 4.629ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GenSerdes[2].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              9.228ns (Levels of Logic = 8)
  Source:            GenSerdes[2].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       uCD<6> (PAD)
  Source Clock:      GenSerdes[2].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[2].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to uCD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'GenSerdes[2].LinkBuff:full'
     LUT6:I5->O            1   0.205   0.827  Mmux_Z_9_o_iCD[6]_MUX_690_o17 (Mmux_Z_9_o_iCD[6]_MUX_690_o16)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[6]_MUX_690_o19 (Mmux_Z_9_o_iCD[6]_MUX_690_o18)
     LUT5:I3->O            1   0.203   0.808  Mmux_Z_9_o_iCD[6]_MUX_690_o113_SW0 (N434)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[6]_MUX_690_o113 (Mmux_Z_9_o_iCD[6]_MUX_690_o112)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[6]_MUX_690_o116 (Mmux_Z_9_o_iCD[6]_MUX_690_o115)
     LUT6:I4->O            1   0.203   0.579  Mmux_Z_9_o_iCD[6]_MUX_690_o121 (uCD_6_IOBUF)
     IOBUF:I->IO               2.571          uCD_6_IOBUF (uCD<6>)
    ----------------------------------------
    Total                      9.228ns (4.240ns logic, 4.988ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GenSerdes[1].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              9.907ns (Levels of Logic = 8)
  Source:            GenSerdes[1].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       uCD<5> (PAD)
  Source Clock:      GenSerdes[1].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[1].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.924  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'GenSerdes[1].LinkBuff:full'
     LUT6:I1->O            1   0.203   0.924  Mmux_Z_9_o_iCD[5]_MUX_692_o12 (Mmux_Z_9_o_iCD[5]_MUX_692_o11)
     LUT5:I0->O            1   0.203   0.924  Mmux_Z_9_o_iCD[5]_MUX_692_o13 (Mmux_Z_9_o_iCD[5]_MUX_692_o12)
     LUT6:I1->O            1   0.203   0.808  Mmux_Z_9_o_iCD[5]_MUX_692_o114_SW0 (N436)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[5]_MUX_692_o114 (Mmux_Z_9_o_iCD[5]_MUX_692_o113)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[5]_MUX_692_o117 (Mmux_Z_9_o_iCD[5]_MUX_692_o116)
     LUT6:I4->O            1   0.203   0.579  Mmux_Z_9_o_iCD[5]_MUX_692_o122 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                      9.907ns (4.238ns logic, 5.669ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GenSerdes[0].LVDSInClk0/ddly_m'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              9.354ns (Levels of Logic = 8)
  Source:            GenSerdes[0].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       uCD<4> (PAD)
  Source Clock:      GenSerdes[0].LVDSInClk0/ddly_m rising

  Data Path: GenSerdes[0].LinkBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to uCD<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'GenSerdes[0].LinkBuff:full'
     LUT4:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[4]_MUX_694_o17 (Mmux_Z_9_o_iCD[4]_MUX_694_o16)
     LUT5:I1->O            1   0.203   0.808  Mmux_Z_9_o_iCD[4]_MUX_694_o18 (Mmux_Z_9_o_iCD[4]_MUX_694_o17)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_9_o_iCD[4]_MUX_694_o115_SW0 (N438)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[4]_MUX_694_o115 (Mmux_Z_9_o_iCD[4]_MUX_694_o114)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[4]_MUX_694_o118 (Mmux_Z_9_o_iCD[4]_MUX_694_o117)
     LUT6:I4->O            1   0.203   0.579  Mmux_Z_9_o_iCD[4]_MUX_694_o123 (uCD_4_IOBUF)
     IOBUF:I->IO               2.571          uCD_4_IOBUF (uCD<4>)
    ----------------------------------------
    Total                      9.354ns (4.242ns logic, 5.112ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8074 / 201
-------------------------------------------------------------------------
Delay:               14.659ns (Levels of Logic = 11)
  Source:            uCA<8> (PAD)
  Destination:       uCD<5> (PAD)

  Data Path: uCA<8> to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  uCA_8_IBUF (uCA_8_IBUF)
     LUT4:I1->O           10   0.205   1.104  GTPRst11 (GTPRst1)
     LUT4:I0->O           11   0.203   0.883  GND_9_o_uCA[9]_equal_689_o<9>11 (GND_9_o_uCA[9]_equal_689_o<9>1)
     LUT4:I3->O           15   0.205   1.210  GND_9_o_uCA[9]_equal_695_o<9>1 (GND_9_o_uCA[9]_equal_695_o)
     LUT4:I1->O            1   0.205   0.924  Mmux_Z_9_o_iCD[5]_MUX_692_o14 (Mmux_Z_9_o_iCD[5]_MUX_692_o13)
     LUT5:I0->O            1   0.203   0.827  Mmux_Z_9_o_iCD[5]_MUX_692_o15 (Mmux_Z_9_o_iCD[5]_MUX_692_o14)
     LUT6:I2->O            1   0.203   0.808  Mmux_Z_9_o_iCD[5]_MUX_692_o114_SW0 (N436)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_9_o_iCD[5]_MUX_692_o114 (Mmux_Z_9_o_iCD[5]_MUX_692_o113)
     LUT6:I2->O            1   0.203   0.684  Mmux_Z_9_o_iCD[5]_MUX_692_o117 (Mmux_Z_9_o_iCD[5]_MUX_692_o116)
     LUT6:I4->O            1   0.203   0.579  Mmux_Z_9_o_iCD[5]_MUX_692_o122 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                     14.659ns (5.628ns logic, 9.031ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk80MHzGenSync/outp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Clk80MHzGenSync/outp|    4.774|         |         |         |
ClkB_P              |    3.489|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkB_P
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Clk80MHzGenSync/outp          |    4.606|         |         |         |
ClkB_P                        |    5.857|         |         |         |
GTPSysClk<0><0>               |    4.823|         |         |         |
GenSerdes[0].LVDSInClk0/ddly_m|    1.128|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock EthRDDL_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_P         |    1.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTPSysClk<0><0>
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
Clk80MHzGenSync/outp                               |    4.478|         |         |         |
ClkB_P                                             |    7.304|         |         |         |
GTPSysClk<0><0>                                    |    7.539|         |         |         |
GTPSysClk<1><0>                                    |    1.128|         |         |         |
GenSerdes[0].LVDSInClk0/ddly_m                     |    1.676|         |         |         |
GenSerdes[1].LVDSInClk0/ddly_m                     |    1.676|         |         |         |
GenSerdes[2].LVDSInClk0/ddly_m                     |    1.334|         |         |         |
PacketFormerInst/current_state[3]_PWR_17_o_Mux_30_o|         |    1.179|         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTPSysClk<1><0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTPSysClk<0><0>|    3.968|         |         |         |
GTPSysClk<1><0>|    3.742|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GenSerdes[0].LVDSInClk0/ddly_m
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ClkB_P                        |    1.128|         |         |         |
GTPSysClk<0><0>               |    1.128|         |         |         |
GenSerdes[0].LVDSInClk0/ddly_m|    4.431|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GenSerdes[1].LVDSInClk0/ddly_m
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
GTPSysClk<0><0>               |    1.128|         |         |         |
GenSerdes[1].LVDSInClk0/ddly_m|    4.346|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GenSerdes[2].LVDSInClk0/ddly_m
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
GTPSysClk<0><0>               |    1.128|         |         |         |
GenSerdes[2].LVDSInClk0/ddly_m|    4.481|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PacketFormerInst/current_state[3]_PWR_17_o_Mux_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTPSysClk<0><0>|         |         |    6.693|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.88 secs
 
--> 


Total memory usage is 656344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  180 (   0 filtered)
Number of infos    :  299 (   0 filtered)

