v 20100214 2
C 40000 40000 0 0 0 title-B.sym
B 43400 49000 2000 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 43400 47500 2000 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 42000 49400 1 0 0 input-1.sym
{
T 42000 49700 5 10 0 0 0 0 1
device=INPUT
T 40100 49400 5 10 1 1 0 0 1
netname=AC Voltage (12VAC)
}
C 50700 50600 1 180 0 input-1.sym
{
T 50700 50300 5 10 0 0 180 0 1
device=INPUT
T 50700 50600 5 10 1 1 0 0 1
netname=Load+
}
C 52400 50600 1 180 1 input-1.sym
{
T 52400 50300 5 10 0 0 180 6 1
device=INPUT
T 52400 50600 5 10 1 1 0 6 1
netname=Load-
}
T 43900 49450 9 10 1 0 0 0 1
DC Supply
T 43500 48000 9 10 1 0 0 0 1
Zero Crossing Detector
T 43500 49400 9 10 1 0 0 0 1
Vin
T 44900 49700 9 10 1 0 0 0 1
Vout+
T 44900 49100 9 10 1 0 0 0 1
Vout-
N 42800 49500 43400 49500 4
N 42800 47800 42800 50500 4
N 42800 47800 43400 47800 4
T 43500 47700 9 10 1 0 0 0 1
In
T 45100 47700 9 10 1 0 0 0 1
Out
C 53500 45650 1 90 1 triac-1.sym
{
T 52600 45350 5 10 0 0 90 6 1
device=TRIAC
T 52900 45450 5 10 1 1 90 6 1
refdes=D1
}
N 49900 50500 42800 50500 4
N 53200 45650 53200 50500 4
C 53100 42550 1 0 0 gnd-1.sym
C 45650 48750 1 0 0 gnd-1.sym
C 45500 49800 1 0 0 vcc-2.sym
N 45700 49800 45400 49800 4
B 48050 43750 4200 1500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48550 44050 9 10 1 0 0 0 4
Timer
(0 Length for 0 Ctrl Input)
(8.3ms Length for +Vcc Ctrl Input)
Outputs Short Negative Pulse At End of Time
T 48150 44950 9 10 1 0 0 0 1
Trig
T 48100 44300 9 10 1 0 0 0 1
Ctrl
T 51850 44850 9 10 1 0 0 0 1
Out
N 45400 47700 47750 47700 4
N 47750 47700 47750 45050 4
N 47750 45050 48000 45050 4
N 52250 44950 52800 44950 4
N 53200 42850 53200 44750 4
C 44000 44550 1 0 0 vcc-2.sym
N 45250 44150 44700 44150 4
N 43100 44350 43700 44350 4
C 43700 42850 1 0 0 resistor-1.sym
{
T 44000 43250 5 10 0 0 0 0 1
device=RESISTOR
T 43900 43150 5 10 1 1 0 0 1
refdes=R2
T 44100 42700 5 10 1 1 0 0 1
value=9.1k
}
N 44800 44150 44800 42950 4
N 44800 42950 44600 42950 4
B 43100 41200 4450 6150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44000 41550 9 10 1 0 0 0 3
Amplify control
voltage to 0 to +Vcc
And Invert
N 43700 42550 43700 43950 4
N 45750 49050 45750 49200 4
N 45750 49200 45450 49200 4
C 44100 43450 1 0 0 gnd-1.sym
C 43700 43750 1 0 0 lm324-1.sym
{
T 44525 43900 5 8 0 0 0 0 1
device=LM324
T 43900 44650 5 10 1 1 0 0 1
refdes=U1
T 43700 43750 5 10 0 1 0 0 1
slot=3
}
C 42300 44250 1 0 0 input-1.sym
{
T 42300 44550 5 10 0 0 0 0 1
device=INPUT
T 40200 44250 5 10 1 1 0 0 1
netname=Control Voltage (0 to +1)
}
C 43600 42550 1 270 0 resistor-1.sym
{
T 44000 42250 5 10 0 0 270 0 1
device=RESISTOR
T 43900 42350 5 10 1 1 270 0 1
refdes=R4
T 43450 42250 5 10 1 1 270 0 1
value=1k
}
C 43600 41350 1 0 0 gnd-1.sym
C 46150 43950 1 0 0 lm324-1.sym
{
T 46975 44100 5 8 0 0 0 0 1
device=LM324
T 46350 44850 5 10 1 1 0 0 1
refdes=U2
T 46150 43950 5 10 0 1 0 0 1
slot=4
T 46150 43950 5 10 0 1 0 0 1
slot=4
}
C 46250 42950 1 0 0 resistor-1.sym
{
T 46550 43350 5 10 0 0 0 0 1
device=RESISTOR
T 46450 43250 5 10 1 1 0 0 1
refdes=R6
T 46550 42800 5 10 1 1 0 0 1
value=10k
}
C 45250 44050 1 0 0 resistor-1.sym
{
T 45550 44450 5 10 0 0 0 0 1
device=RESISTOR
T 45450 44350 5 10 1 1 0 0 1
refdes=R5
T 45550 43900 5 10 1 1 0 0 1
value=10k
}
N 47150 44350 48050 44350 4
N 47150 44350 47150 43050 4
N 46150 44150 46150 43050 4
N 46150 43050 46900 43050 4
C 45800 45750 1 90 0 resistor-1.sym
{
T 45400 46050 5 10 0 0 90 0 1
device=RESISTOR
T 45500 45950 5 10 1 1 90 0 1
refdes=R1
T 45950 46050 5 10 1 1 90 0 1
value=10k
}
C 45800 44850 1 90 0 resistor-1.sym
{
T 45400 45150 5 10 0 0 90 0 1
device=RESISTOR
T 45500 45100 5 10 1 1 90 0 1
refdes=R3
T 45950 45200 5 10 1 1 90 0 1
value=10k
}
C 45600 44550 1 0 0 gnd-1.sym
C 45500 46650 1 0 0 vcc-2.sym
N 45700 45750 46150 45750 4
N 46150 45750 46150 44550 4
T 48700 41950 9 10 1 0 0 0 2
U1 and U2 are not LM324, but 
are TL23741 rail to rail Opamp
C 46450 44750 1 0 0 vcc-2.sym
C 46550 43650 1 0 0 gnd-1.sym
