#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 27 18:48:44 2021
# Process ID: 637862
# Current directory: /home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.runs/system_led_drv_0_0_synth_1
# Command line: vivado -log system_led_drv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_led_drv_0_0.tcl
# Log file: /home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.runs/system_led_drv_0_0_synth_1/system_led_drv_0_0.vds
# Journal file: /home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.runs/system_led_drv_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_led_drv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nick/ECEC402/homework_2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_led_drv_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 637994
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.109 ; gain = 0.000 ; free physical = 6313 ; free virtual = 12085
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_led_drv_0_0' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ip/system_led_drv_0_0/synth/system_led_drv_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_drv_v1_0' declared at '/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0.vhd:5' bound to instance 'U0' of component 'led_drv_v1_0' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ip/system_led_drv_0_0/synth/system_led_drv_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'led_drv_v1_0' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0.vhd:49]
	Parameter G_LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_drv_v1_0_S00_AXI' declared at '/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:5' bound to instance 'led_drv_v1_0_S00_AXI_inst' of component 'led_drv_v1_0_S00_AXI' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'led_drv_v1_0_S00_AXI' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:86]
	Parameter G_LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_LED_NUM bound to: 4 - type: integer 
	Parameter G_SADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/src/user_logic.vhd:34' bound to instance 'U' of component 'user_logic' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:134]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/src/user_logic.vhd:43]
	Parameter G_LED_NUM bound to: 4 - type: integer 
	Parameter G_SADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'user_logic' (1#1) [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/src/user_logic.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:251]
INFO: [Synth 8-226] default block is never used [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'led_drv_v1_0_S00_AXI' (2#1) [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_drv_v1_0' (3#1) [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_led_drv_0_0' (4#1) [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ip/system_led_drv_0_0/synth/system_led_drv_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.109 ; gain = 0.000 ; free physical = 6988 ; free virtual = 12749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2388.109 ; gain = 0.000 ; free physical = 6920 ; free virtual = 12680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2388.109 ; gain = 0.000 ; free physical = 6920 ; free virtual = 12680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.109 ; gain = 0.000 ; free physical = 6911 ; free virtual = 12671
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.816 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2494.816 ; gain = 0.000 ; free physical = 6245 ; free virtual = 12005
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6760 ; free virtual = 12520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6760 ; free virtual = 12520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6760 ; free virtual = 12520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6751 ; free virtual = 12511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6740 ; free virtual = 12503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6614 ; free virtual = 12378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6614 ; free virtual = 12378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[31]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[31] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[30]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[30] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[29]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[29] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[28]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[28] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[27]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[27] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[26]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[26] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[25]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[25] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[24]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[24] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[23]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[23] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[22]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[22] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[21]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[21] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[20]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[20] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[19]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[19] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[18]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[18] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[17]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[17] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[16]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[16] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[15]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[15] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[14]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[14] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[13]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[13] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[12]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[12] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[11]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[11] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[10]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[10] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[9]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[9] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[8]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[8] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[7]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[7] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[6]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[6] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[5]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[5] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[4]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[4] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[3]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[3] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[2]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[2] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[1]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[1] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
INFO: [Synth 8-4765] Removing register instance (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[0]__0 ) from module (system_led_drv_0_0) as it is equivalent to (\U0/led_drv_v1_0_S00_AXI_inst/slv_reg2_reg[0] ) and driving same net [/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.gen/sources_1/bd/system/ipshared/4870/hdl/led_drv_v1_0_S00_AXI.vhd:167]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6612 ; free virtual = 12375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6542 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6542 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6541 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6541 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6541 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6541 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    19|
|5     |LUT5 |    28|
|6     |LUT6 |    12|
|7     |FDRE |   143|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.816 ; gain = 106.707 ; free physical = 6541 ; free virtual = 12305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2494.816 ; gain = 0.000 ; free physical = 6597 ; free virtual = 12360
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.824 ; gain = 106.707 ; free physical = 6597 ; free virtual = 12360
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.824 ; gain = 0.000 ; free physical = 6682 ; free virtual = 12445
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.824 ; gain = 0.000 ; free physical = 6620 ; free virtual = 12383
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.824 ; gain = 106.836 ; free physical = 6764 ; free virtual = 12527
INFO: [Common 17-1381] The checkpoint '/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.runs/system_led_drv_0_0_synth_1/system_led_drv_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_led_drv_0_0, cache-ID = e34e7b39fefc4f5b
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nick/ECEC402/homework_2/led_drv_tb/led_drv_tb.runs/system_led_drv_0_0_synth_1/system_led_drv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_led_drv_0_0_utilization_synth.rpt -pb system_led_drv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 18:49:15 2021...
