INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/Lab_3_version_5/Lab_3_version_5.srcs/sources_1/new/RISC_V_pac.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/imports/new/ALU_RISC_V_version_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISC_V_version_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/new/Load_Store_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_Store_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/new/Main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/new/RISC_V_Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/imports/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/miriscv_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/AMS/Lab_5_2/Lab_5_2.srcs/sources_1/imports/AMS/miriscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_top
