vendor_name = ModelSim
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ULAGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/UCGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/somaConstanteGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/seg7ALL.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/seg7.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/relogio.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/registradorLogico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/registrador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/RAM.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ORGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/muxGenerico2.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/mem_instrucoes.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/IO.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/divisorGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/decodificador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/cpu.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/botoes.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ANDGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform3.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform4.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform5.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform6.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform7.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform8.vwf
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/db/altsyncram_vo31.tdf
design_name = relogio
instance = comp, \saida7seg_US[0]~output\, saida7seg_US[0]~output, relogio, 1
instance = comp, \saida7seg_US[1]~output\, saida7seg_US[1]~output, relogio, 1
instance = comp, \saida7seg_US[2]~output\, saida7seg_US[2]~output, relogio, 1
instance = comp, \saida7seg_US[3]~output\, saida7seg_US[3]~output, relogio, 1
instance = comp, \saida7seg_US[4]~output\, saida7seg_US[4]~output, relogio, 1
instance = comp, \saida7seg_US[5]~output\, saida7seg_US[5]~output, relogio, 1
instance = comp, \saida7seg_US[6]~output\, saida7seg_US[6]~output, relogio, 1
instance = comp, \saida7seg_DS[0]~output\, saida7seg_DS[0]~output, relogio, 1
instance = comp, \saida7seg_DS[1]~output\, saida7seg_DS[1]~output, relogio, 1
instance = comp, \saida7seg_DS[2]~output\, saida7seg_DS[2]~output, relogio, 1
instance = comp, \saida7seg_DS[3]~output\, saida7seg_DS[3]~output, relogio, 1
instance = comp, \saida7seg_DS[4]~output\, saida7seg_DS[4]~output, relogio, 1
instance = comp, \saida7seg_DS[5]~output\, saida7seg_DS[5]~output, relogio, 1
instance = comp, \saida7seg_DS[6]~output\, saida7seg_DS[6]~output, relogio, 1
instance = comp, \saida7seg_UM[0]~output\, saida7seg_UM[0]~output, relogio, 1
instance = comp, \saida7seg_UM[1]~output\, saida7seg_UM[1]~output, relogio, 1
instance = comp, \saida7seg_UM[2]~output\, saida7seg_UM[2]~output, relogio, 1
instance = comp, \saida7seg_UM[3]~output\, saida7seg_UM[3]~output, relogio, 1
instance = comp, \saida7seg_UM[4]~output\, saida7seg_UM[4]~output, relogio, 1
instance = comp, \saida7seg_UM[5]~output\, saida7seg_UM[5]~output, relogio, 1
instance = comp, \saida7seg_UM[6]~output\, saida7seg_UM[6]~output, relogio, 1
instance = comp, \saida7seg_DM[0]~output\, saida7seg_DM[0]~output, relogio, 1
instance = comp, \saida7seg_DM[1]~output\, saida7seg_DM[1]~output, relogio, 1
instance = comp, \saida7seg_DM[2]~output\, saida7seg_DM[2]~output, relogio, 1
instance = comp, \saida7seg_DM[3]~output\, saida7seg_DM[3]~output, relogio, 1
instance = comp, \saida7seg_DM[4]~output\, saida7seg_DM[4]~output, relogio, 1
instance = comp, \saida7seg_DM[5]~output\, saida7seg_DM[5]~output, relogio, 1
instance = comp, \saida7seg_DM[6]~output\, saida7seg_DM[6]~output, relogio, 1
instance = comp, \saida7seg_UH[0]~output\, saida7seg_UH[0]~output, relogio, 1
instance = comp, \saida7seg_UH[1]~output\, saida7seg_UH[1]~output, relogio, 1
instance = comp, \saida7seg_UH[2]~output\, saida7seg_UH[2]~output, relogio, 1
instance = comp, \saida7seg_UH[3]~output\, saida7seg_UH[3]~output, relogio, 1
instance = comp, \saida7seg_UH[4]~output\, saida7seg_UH[4]~output, relogio, 1
instance = comp, \saida7seg_UH[5]~output\, saida7seg_UH[5]~output, relogio, 1
instance = comp, \saida7seg_UH[6]~output\, saida7seg_UH[6]~output, relogio, 1
instance = comp, \saida7seg_DH[0]~output\, saida7seg_DH[0]~output, relogio, 1
instance = comp, \saida7seg_DH[1]~output\, saida7seg_DH[1]~output, relogio, 1
instance = comp, \saida7seg_DH[2]~output\, saida7seg_DH[2]~output, relogio, 1
instance = comp, \saida7seg_DH[3]~output\, saida7seg_DH[3]~output, relogio, 1
instance = comp, \saida7seg_DH[4]~output\, saida7seg_DH[4]~output, relogio, 1
instance = comp, \saida7seg_DH[5]~output\, saida7seg_DH[5]~output, relogio, 1
instance = comp, \saida7seg_DH[6]~output\, saida7seg_DH[6]~output, relogio, 1
instance = comp, \RESET~input\, RESET~input, relogio, 1
instance = comp, \CLK_EXT~input\, CLK_EXT~input, relogio, 1
