# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:34:34 on Sep 12,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tff
# -- Compiling module tff_tb
# 
# Top level modules:
# 	tff_tb
# End time: 15:34:34 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tff_tb 
# Start time: 15:34:34 on Sep 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tff_tb(fast)
# Loading work.tff(fast)
# rst=0 clk=0 tin=x q=x qn=x Time=0
# rst=0 clk=1 tin=x q=0 qn=1 Time=5
# rst=1 clk=0 tin=0 q=0 qn=1 Time=10
# rst=1 clk=1 tin=0 q=0 qn=1 Time=15
# rst=1 clk=0 tin=1 q=0 qn=1 Time=20
# rst=1 clk=1 tin=1 q=1 qn=0 Time=25
# rst=1 clk=0 tin=1 q=1 qn=0 Time=30
# rst=1 clk=1 tin=1 q=0 qn=1 Time=35
# rst=1 clk=0 tin=1 q=0 qn=1 Time=40
# rst=1 clk=1 tin=1 q=1 qn=0 Time=45
# rst=1 clk=0 tin=1 q=1 qn=0 Time=50
# rst=1 clk=1 tin=1 q=0 qn=1 Time=55
# rst=1 clk=0 tin=1 q=0 qn=1 Time=60
# rst=1 clk=1 tin=1 q=1 qn=0 Time=65
# rst=1 clk=0 tin=1 q=1 qn=0 Time=70
# rst=1 clk=1 tin=1 q=0 qn=1 Time=75
# rst=1 clk=0 tin=0 q=0 qn=1 Time=80
# rst=1 clk=1 tin=0 q=0 qn=1 Time=85
# rst=1 clk=0 tin=1 q=0 qn=1 Time=90
# rst=1 clk=1 tin=1 q=1 qn=0 Time=95
# ** Note: $stop    : tff.v(51)
#    Time: 100 ns  Iteration: 0  Instance: /tff_tb
# Break in Module tff_tb at tff.v line 51
quit -sim
# End time: 15:35:01 on Sep 12,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
.main clear
