Flow report for lab1
Sat May 26 00:27:38 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Sat May 26 00:27:38 2018       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; lab1                                        ;
; Top-level Entity Name           ; lab1                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,911 / 32,070 ( 15 % )                     ;
; Total registers                 ; 7363                                        ;
; Total pins                      ; 227 / 457 ( 50 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,902 / 4,065,280 ( 5 % )                 ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/26/2018 00:14:24 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab1                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------+---------------+-----------------------------------+----------------+
; Assignment Name                       ; Value                                                                  ; Default Value ; Entity Name                       ; Section Id     ;
+---------------------------------------+------------------------------------------------------------------------+---------------+-----------------------------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 0.152731885520731                                                      ; --            ; --                                ; --             ;
; ECO_REGENERATE_REPORT                 ; On                                                                     ; Off           ; --                                ; --             ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                                                            ; --            ; --                                ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (Verilog)                                              ; <None>        ; --                                ; --             ;
; FITTER_EFFORT                         ; Fast Fit                                                               ; Auto Fit      ; --                                ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/system.pre.h                   ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; mysystem/synthesis/submodules/hps.pre.xml                              ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sdram_io.pre.h                  ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/alt_types.pre.h                 ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/system.pre.h                    ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer.pre.c                 ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer.pre.h                 ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/tclrpt.pre.c                    ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/tclrpt.pre.h                    ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer_defines.pre.h         ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c    ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c  ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/sequencer_auto.pre.h            ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/sequencer/emif.pre.xml                    ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_ISW_FILE                          ; sys_vga/synthesis/submodules/hps.pre.xml                               ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; HPS_PARTITION                         ; On                                                                     ; --            ; mysystem_Arm_A9_HPS_hps_io_border ; --             ;
; HPS_PARTITION                         ; On                                                                     ; --            ; sys_vga_Arm_A9_HPS_hps_io_border  ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                     ; --            ; --                                ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                      ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/../sys_vga.cmp                                       ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/sys_vga_Arm_A9_HPS_hps.svd                           ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/../../sys_vga.qsys                                   ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sdram_io.pre.h                  ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/alt_types.pre.h                 ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/system.pre.h                    ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer.pre.c                 ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer.pre.h                 ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/tclrpt.pre.c                    ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/tclrpt.pre.h                    ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer_defines.pre.h         ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c    ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c  ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/sequencer_auto.pre.h            ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/sequencer/emif.pre.xml                    ; --            ; --                                ; --             ;
; MISC_FILE                             ; sys_vga/synthesis/submodules/hps.pre.xml                               ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/../mysystem.cmp                                     ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/mysystem_Arm_A9_HPS_hps.svd                         ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/../../mysystem.qsys                                 ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/system.pre.h                   ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; --                                ; --             ;
; MISC_FILE                             ; mysystem/synthesis/submodules/hps.pre.xml                              ; --            ; --                                ; --             ;
; NUM_PARALLEL_PROCESSORS               ; All                                                                    ; --            ; --                                ; --             ;
; PARTITION_COLOR                       ; 16764057                                                               ; --            ; --                                ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; PLACEMENT_AND_ROUTING                                                  ; --            ; --                                ; Top            ;
; PARTITION_NETLIST_TYPE                ; SOURCE                                                                 ; --            ; --                                ; Top            ;
; PHYSICAL_SYNTHESIS_EFFORT             ; Fast                                                                   ; Normal        ; --                                ; --             ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                    ; --            ; --                                ; --             ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                  ; --            ; --                                ; --             ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                                                           ; --            ; --                                ; --             ;
; SLD_FILE                              ; sys_vga/synthesis/sys_vga.regmap                                       ; --            ; --                                ; --             ;
; SLD_FILE                              ; sys_vga/synthesis/sys_vga.debuginfo                                    ; --            ; --                                ; --             ;
; SLD_FILE                              ; mysystem/synthesis/mysystem.regmap                                     ; --            ; --                                ; --             ;
; SLD_FILE                              ; mysystem/synthesis/mysystem.debuginfo                                  ; --            ; --                                ; --             ;
; SLD_INFO                              ; QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726             ; --            ; mysystem                          ; --             ;
; SLD_INFO                              ; QSYS_NAME sys_vga HAS_SOPCINFO 1 GENERATION_ID 1527311388              ; --            ; sys_vga                           ; --             ;
; SOPCINFO_FILE                         ; sys_vga/synthesis/../../sys_vga.sopcinfo                               ; --            ; --                                ; --             ;
; SOPCINFO_FILE                         ; mysystem/synthesis/../../mysystem.sopcinfo                             ; --            ; --                                ; --             ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                     ; --            ; --                                ; --             ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                     ; --            ; --                                ; --             ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                     ; Off           ; --                                ; --             ;
+---------------------------------------+------------------------------------------------------------------------+---------------+-----------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:46     ; 1.8                     ; 1771 MB             ; 00:02:46                           ;
; Fitter                    ; 00:02:14     ; 1.6                     ; 3477 MB             ; 00:03:34                           ;
; Assembler                 ; 00:00:19     ; 1.0                     ; 1214 MB             ; 00:00:15                           ;
; TimeQuest Timing Analyzer ; 00:01:12     ; 1.5                     ; 2157 MB             ; 00:01:30                           ;
; EDA Netlist Writer        ; 00:00:14     ; 1.0                     ; 1607 MB             ; 00:00:09                           ;
; Total                     ; 00:05:45     ; --                      ; --                  ; 00:08:14                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+---------------------------+------------------+---------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+---------------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis      ; coral            ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter                    ; coral            ; Red Hat ; Red Hat    ; x86_64         ;
; Assembler                 ; coral            ; Red Hat ; Red Hat    ; x86_64         ;
; TimeQuest Timing Analyzer ; coral            ; Red Hat ; Red Hat    ; x86_64         ;
; EDA Netlist Writer        ; coral            ; Red Hat ; Red Hat    ; x86_64         ;
+---------------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1
quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1
quartus_sta lab1 -c lab1
quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1



