<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/picorv32.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/picosoc.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/advspi.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/ahb_bus.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/picosoc_dtcm.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/picosoc_itcm.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wb_bus.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wb_brancher.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wbgpio.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wbi2c.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wbspi.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/wbuart.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/simpleuart.v<br>
/home/cod3r/Data/Elektronika/Sipeed/Mega_138/IDECommercial/ipcore/GowinPicoRV32/Gowin_PicoRV32/dm.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr  1 09:43:39 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 128.973MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.094s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 129.156MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.711s, Elapsed time = 0h 0m 0.729s, Peak memory usage = 129.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.317s, Elapsed time = 0h 0m 0.325s, Peak memory usage = 129.773MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.88s, Elapsed time = 0h 0m 0.902s, Peak memory usage = 129.898MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 130.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.049s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 130.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.044s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 130.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.025s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 130.934MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 130.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.283s, Elapsed time = 0h 0m 0.291s, Peak memory usage = 130.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.383s, Elapsed time = 0h 0m 0.395s, Peak memory usage = 130.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 38s, Elapsed time = 0h 0m 39s, Peak memory usage = 161.676MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.643s, Elapsed time = 0h 0m 0.646s, Peak memory usage = 161.684MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.581s, Elapsed time = 0h 0m 0.584s, Peak memory usage = 173.359MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 45s, Elapsed time = 0h 0m 46s, Peak memory usage = 173.359MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>156</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>156</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3624</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1777</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>166</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>619</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>630</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5260</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>374</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1702</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3184</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>528</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>528</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5886(5310 LUT, 528 ALU, 8 RAM16) / 20736</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3624 / 16173</td>
<td>23%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3624 / 16173</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.000(MHz)</td>
<td>46.481(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.000(MHz)</td>
<td>89.993(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>u_dm/dtm_resp_bits_data_1_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s1/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_dm/dtm_resp_bits_data_1_s1/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>6.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>7.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s3/I2</td>
</tr>
<tr>
<td>9.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>9.822</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s2/I1</td>
</tr>
<tr>
<td>10.377</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/mem_rdata_latched_27_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/I2</td>
</tr>
<tr>
<td>11.304</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>12.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2075_s14/I1</td>
</tr>
<tr>
<td>13.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n2075_s14/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s12/I0</td>
</tr>
<tr>
<td>14.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2078_s12/F</td>
</tr>
<tr>
<td>14.789</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s14/I2</td>
</tr>
<tr>
<td>15.242</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s14/F</td>
</tr>
<tr>
<td>15.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s1/I1</td>
</tr>
<tr>
<td>16.271</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s1/F</td>
</tr>
<tr>
<td>16.745</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s0/I0</td>
</tr>
<tr>
<td>17.262</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s0/F</td>
</tr>
<tr>
<td>17.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_28_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_28_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_28_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.138, 46.835%; route: 9.006, 51.830%; tC2Q: 0.232, 1.335%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>u_dm/dtm_resp_bits_data_1_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s1/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_dm/dtm_resp_bits_data_1_s1/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>6.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>7.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s3/I2</td>
</tr>
<tr>
<td>9.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>9.822</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s2/I1</td>
</tr>
<tr>
<td>10.377</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/mem_rdata_latched_27_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/I2</td>
</tr>
<tr>
<td>11.304</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>12.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2075_s14/I1</td>
</tr>
<tr>
<td>13.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n2075_s14/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2075_s10/I1</td>
</tr>
<tr>
<td>14.353</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2075_s10/F</td>
</tr>
<tr>
<td>14.827</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s5/I2</td>
</tr>
<tr>
<td>15.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s5/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s3/I1</td>
</tr>
<tr>
<td>16.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s3/F</td>
</tr>
<tr>
<td>16.783</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s0/I2</td>
</tr>
<tr>
<td>17.236</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2077_s0/F</td>
</tr>
<tr>
<td>17.710</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.112, 46.755%; route: 9.006, 51.908%; tC2Q: 0.232, 1.337%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/decoded_rs1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>u_dm/dtm_resp_bits_data_1_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s1/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_dm/dtm_resp_bits_data_1_s1/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>6.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>7.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s3/I2</td>
</tr>
<tr>
<td>9.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>9.822</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s2/I1</td>
</tr>
<tr>
<td>10.377</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/mem_rdata_latched_27_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/I2</td>
</tr>
<tr>
<td>11.304</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>12.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5579_s3/I1</td>
</tr>
<tr>
<td>13.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n5579_s3/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5585_s7/I2</td>
</tr>
<tr>
<td>14.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n5585_s7/F</td>
</tr>
<tr>
<td>14.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s4/I1</td>
</tr>
<tr>
<td>15.280</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5586_s4/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s2/I0</td>
</tr>
<tr>
<td>16.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s2/F</td>
</tr>
<tr>
<td>16.745</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s0/I2</td>
</tr>
<tr>
<td>17.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s0/F</td>
</tr>
<tr>
<td>17.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/decoded_rs1_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/decoded_rs1_2_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/decoded_rs1_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.074, 46.638%; route: 9.006, 52.022%; tC2Q: 0.232, 1.340%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/decoded_rs1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>u_dm/dtm_resp_bits_data_1_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s1/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_dm/dtm_resp_bits_data_1_s1/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>6.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>7.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s3/I2</td>
</tr>
<tr>
<td>9.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>9.822</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s2/I1</td>
</tr>
<tr>
<td>10.377</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/mem_rdata_latched_27_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/I2</td>
</tr>
<tr>
<td>11.304</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>12.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5579_s3/I1</td>
</tr>
<tr>
<td>13.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n5579_s3/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5585_s7/I2</td>
</tr>
<tr>
<td>14.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n5585_s7/F</td>
</tr>
<tr>
<td>14.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5586_s4/I1</td>
</tr>
<tr>
<td>15.280</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5586_s4/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5588_s2/I0</td>
</tr>
<tr>
<td>16.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5588_s2/F</td>
</tr>
<tr>
<td>16.745</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5588_s0/I2</td>
</tr>
<tr>
<td>17.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5588_s0/F</td>
</tr>
<tr>
<td>17.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/decoded_rs1_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/decoded_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/decoded_rs1_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.074, 46.638%; route: 9.006, 52.022%; tC2Q: 0.232, 1.340%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>u_dm/dtm_resp_bits_data_1_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/dtm_resp_bits_data_1_s1/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_dm/dtm_resp_bits_data_1_s1/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>6.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>7.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/I0</td>
</tr>
<tr>
<td>8.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s6/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s3/I2</td>
</tr>
<tr>
<td>9.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>9.822</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_27_s2/I1</td>
</tr>
<tr>
<td>10.377</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/mem_rdata_latched_27_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/I2</td>
</tr>
<tr>
<td>11.304</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>12.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2075_s14/I1</td>
</tr>
<tr>
<td>13.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n2075_s14/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2078_s12/I0</td>
</tr>
<tr>
<td>14.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2078_s12/F</td>
</tr>
<tr>
<td>14.789</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s8/I0</td>
</tr>
<tr>
<td>15.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s8/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s3/I2</td>
</tr>
<tr>
<td>16.233</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s3/F</td>
</tr>
<tr>
<td>16.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s0/I2</td>
</tr>
<tr>
<td>17.160</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2093_s0/F</td>
</tr>
<tr>
<td>17.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3513</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_13_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.036, 46.521%; route: 9.006, 52.136%; tC2Q: 0.232, 1.343%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
