

================================================================
== Vitis HLS Report for 'Block_entry_proc_proc'
================================================================
* Date:           Tue Jun  1 15:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     203|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     368|    323|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U1  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln213_fu_117_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln324_1_fu_126_p2  |         +|   0|  0|  69|          62|          62|
    |add_ln324_fu_139_p2    |         +|   0|  0|  71|          64|          64|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 181|         159|         129|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         13|    1|         13|
    |ap_done        |   9|          2|    1|          2|
    |copy_blk_n_AR  |   9|          2|    1|          2|
    |copy_blk_n_R   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  92|         19|    4|         19|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln213_reg_189       |  32|   0|   32|          0|
    |ap_CS_fsm               |  12|   0|   12|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |copy_addr_read_reg_200  |  32|   0|   32|          0|
    |copy_addr_reg_194       |  64|   0|   64|          0|
    |mul_ln534_reg_184       |  62|   0|   62|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 203|   0|  203|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Block_entry_proc_proc|  return value|
|m_axi_copy_AWVALID   |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_AWREADY   |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_AWADDR    |  out|   64|       m_axi|                   copy|       pointer|
|m_axi_copy_AWID      |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_AWLEN     |  out|   32|       m_axi|                   copy|       pointer|
|m_axi_copy_AWSIZE    |  out|    3|       m_axi|                   copy|       pointer|
|m_axi_copy_AWBURST   |  out|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_AWLOCK    |  out|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_AWCACHE   |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_AWPROT    |  out|    3|       m_axi|                   copy|       pointer|
|m_axi_copy_AWQOS     |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_AWREGION  |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_AWUSER    |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_WVALID    |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_WREADY    |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_WDATA     |  out|   32|       m_axi|                   copy|       pointer|
|m_axi_copy_WSTRB     |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_WLAST     |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_WID       |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_WUSER     |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_ARVALID   |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_ARREADY   |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_ARADDR    |  out|   64|       m_axi|                   copy|       pointer|
|m_axi_copy_ARID      |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_ARLEN     |  out|   32|       m_axi|                   copy|       pointer|
|m_axi_copy_ARSIZE    |  out|    3|       m_axi|                   copy|       pointer|
|m_axi_copy_ARBURST   |  out|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_ARLOCK    |  out|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_ARCACHE   |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_ARPROT    |  out|    3|       m_axi|                   copy|       pointer|
|m_axi_copy_ARQOS     |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_ARREGION  |  out|    4|       m_axi|                   copy|       pointer|
|m_axi_copy_ARUSER    |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RVALID    |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RREADY    |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RDATA     |   in|   32|       m_axi|                   copy|       pointer|
|m_axi_copy_RLAST     |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RID       |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RUSER     |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_RRESP     |   in|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_BVALID    |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_BREADY    |  out|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_BRESP     |   in|    2|       m_axi|                   copy|       pointer|
|m_axi_copy_BID       |   in|    1|       m_axi|                   copy|       pointer|
|m_axi_copy_BUSER     |   in|    1|       m_axi|                   copy|       pointer|
|trunc_ln1345         |   in|   32|     ap_none|           trunc_ln1345|        scalar|
|frame_size           |   in|   32|     ap_none|             frame_size|        scalar|
|width                |   in|   32|     ap_none|                  width|        scalar|
|ddr_copy             |   in|   64|     ap_none|               ddr_copy|        scalar|
|ycopy_V_address0     |  out|   10|   ap_memory|                ycopy_V|         array|
|ycopy_V_ce0          |  out|    1|   ap_memory|                ycopy_V|         array|
|ycopy_V_we0          |  out|    1|   ap_memory|                ycopy_V|         array|
|ycopy_V_d0           |  out|   32|   ap_memory|                ycopy_V|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 13 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1345_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln1345"   --->   Operation 14 'read' 'trunc_ln1345_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i32 %trunc_ln1345_read"   --->   Operation 15 'zext' 'zext_ln1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 16 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %zext_ln1345, i62 %zext_ln534"   --->   Operation 17 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 18 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %zext_ln1345, i62 %zext_ln534"   --->   Operation 19 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln213 = add i32 %width_read, i32 4294967295"   --->   Operation 20 'add' 'add_ln213' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 21 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i32 %add_ln213"   --->   Operation 22 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.46ns)   --->   "%add_ln324_1 = add i62 %mul_ln534, i62 %zext_ln534_1"   --->   Operation 23 'add' 'add_ln324_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln324_1, i2 0"   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.52ns)   --->   "%add_ln324 = add i64 %shl_ln, i64 %ddr_copy_read"   --->   Operation 25 'add' 'add_ln324' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324, i32 2, i32 63"   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln"   --->   Operation 27 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%copy_addr = getelementptr i32 %copy, i64 %sext_ln324"   --->   Operation 28 'getelementptr' 'copy_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [7/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 29 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [6/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 30 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [5/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 31 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [4/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 32 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [3/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 33 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 34 [2/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 34 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 35 [1/7] (7.30ns)   --->   "%copy_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %copy_addr, i32 1"   --->   Operation 35 'readreq' 'copy_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 36 [1/1] (7.30ns)   --->   "%copy_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %copy_addr"   --->   Operation 36 'read' 'copy_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i32 %trunc_ln1345_read" [background_loop.cpp:29]   --->   Operation 38 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%ycopy_V_addr = getelementptr i32 %ycopy_V, i64 0, i64 %zext_ln29"   --->   Operation 39 'getelementptr' 'ycopy_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %copy_addr_read, i10 %ycopy_V_addr"   --->   Operation 40 'store' 'store_ln324' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln324 = ret"   --->   Operation 41 'ret' 'ret_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ trunc_ln1345]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ycopy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frame_size_read   (read          ) [ 0000000000000]
trunc_ln1345_read (read          ) [ 0011111111111]
zext_ln1345       (zext          ) [ 0010000000000]
zext_ln534        (zext          ) [ 0010000000000]
width_read        (read          ) [ 0000000000000]
mul_ln534         (mul           ) [ 0001000000000]
add_ln213         (add           ) [ 0001000000000]
ddr_copy_read     (read          ) [ 0000000000000]
zext_ln534_1      (zext          ) [ 0000000000000]
add_ln324_1       (add           ) [ 0000000000000]
shl_ln            (bitconcatenate) [ 0000000000000]
add_ln324         (add           ) [ 0000000000000]
trunc_ln          (partselect    ) [ 0000000000000]
sext_ln324        (sext          ) [ 0000000000000]
copy_addr         (getelementptr ) [ 0000111111110]
copy_load_req     (readreq       ) [ 0000000000000]
copy_addr_read    (read          ) [ 0000000000001]
specinterface_ln0 (specinterface ) [ 0000000000000]
zext_ln29         (zext          ) [ 0000000000000]
ycopy_V_addr      (getelementptr ) [ 0000000000000]
store_ln324       (store         ) [ 0000000000000]
ret_ln324         (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="copy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1345">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1345"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ddr_copy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ycopy_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ycopy_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="frame_size_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln1345_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1345_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ddr_copy_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_readreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="copy_load_req/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="copy_addr_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="8"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="copy_addr_read/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ycopy_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ycopy_V_addr/12 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln324_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln1345_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln534_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln534/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln213_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln534_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln324_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="62" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="62" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln324_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="62" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="7" slack="0"/>
<pin id="150" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln324_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="62" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="copy_addr_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln29_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="11"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/12 "/>
</bind>
</comp>

<comp id="169" class="1005" name="trunc_ln1345_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="11"/>
<pin id="171" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln1345_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="zext_ln1345_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="1"/>
<pin id="176" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345 "/>
</bind>
</comp>

<comp id="179" class="1005" name="zext_ln534_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="62" slack="1"/>
<pin id="181" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mul_ln534_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="62" slack="1"/>
<pin id="186" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln534 "/>
</bind>
</comp>

<comp id="189" class="1005" name="add_ln213_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="194" class="1005" name="copy_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="copy_addr_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="60" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="103" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="158"><net_src comp="145" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="172"><net_src comp="60" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="103" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="182"><net_src comp="107" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="187"><net_src comp="111" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="192"><net_src comp="117" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="197"><net_src comp="159" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="203"><net_src comp="85" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: copy | {}
	Port: ycopy_V | {12 }
 - Input state : 
	Port: Block_entry_proc_proc : copy | {4 5 6 7 8 9 10 11 }
	Port: Block_entry_proc_proc : trunc_ln1345 | {1 }
	Port: Block_entry_proc_proc : frame_size | {1 }
	Port: Block_entry_proc_proc : width | {2 }
	Port: Block_entry_proc_proc : ddr_copy | {3 }
	Port: Block_entry_proc_proc : ycopy_V | {}
  - Chain level:
	State 1
		mul_ln534 : 1
	State 2
	State 3
		add_ln324_1 : 1
		shl_ln : 2
		add_ln324 : 3
		trunc_ln : 4
		sext_ln324 : 5
		copy_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ycopy_V_addr : 1
		store_ln324 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_111          |    0    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln213_fu_117       |    0    |    0    |    39   |
|    add   |      add_ln324_1_fu_126      |    0    |    0    |    69   |
|          |       add_ln324_fu_139       |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|          |  frame_size_read_read_fu_54  |    0    |    0    |    0    |
|          | trunc_ln1345_read_read_fu_60 |    0    |    0    |    0    |
|   read   |     width_read_read_fu_66    |    0    |    0    |    0    |
|          |   ddr_copy_read_read_fu_72   |    0    |    0    |    0    |
|          |   copy_addr_read_read_fu_85  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_78      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln1345_fu_103      |    0    |    0    |    0    |
|   zext   |       zext_ln534_fu_107      |    0    |    0    |    0    |
|          |      zext_ln534_1_fu_123     |    0    |    0    |    0    |
|          |       zext_ln29_fu_165       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_131        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_145       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln324_fu_155      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   165   |   229   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln213_reg_189    |   32   |
|  copy_addr_read_reg_200 |   32   |
|    copy_addr_reg_194    |   32   |
|    mul_ln534_reg_184    |   62   |
|trunc_ln1345_read_reg_169|   32   |
|   zext_ln1345_reg_174   |   62   |
|    zext_ln534_reg_179   |   62   |
+-------------------------+--------+
|          Total          |   314  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_111 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_111 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   229  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   314  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   479  |   247  |
+-----------+--------+--------+--------+--------+
