Data_For_RDAFlowver5.0
	top level±M
dbg_hubÑI
synthFileNamesJ
10DC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12EC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22EC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=C:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=C:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames71J
26DC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DC:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_VCOMP.vhdN
27HC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32EC:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_VPKG.vhdI
28CC:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.vD
29>C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/MACC_MACRO.vF
34@C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv=
48C:/Xilinx/Vivado/2019.2/scripts/rt/data/internal_cells.v¹
35²c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vÈ
40Ác:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh3
5.C:/Xilinx/Vivado/2019.2/scripts/rt/data/BUFT.vÀ
36¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_in.vhÀ
41¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs.vhF
6AC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhdÁ
37ºc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_i2x.vhÉ
42Âc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vhE
7@C:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdÁ
38ºc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_icn.vhÅ
43¾c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core.vhD
8?C:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdÆ
39¿c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ports.vhÄ
44½c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ext.vhÈ
50Ác:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vhF
9AC:/Xilinx/Vivado/2019.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdÌ
45Åc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh¹
51²c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.vÄ
46½c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_vec.vhÁ
52ºc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_ver.vhÉ
47Âc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vhÄ
53½c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_lib_fn.vhÈ
48Ác:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh±
54ªc:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/synth/dbg_hub.vÄ
49½c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_map.vhÃ
60¼c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/numeric_std.vhdÄ
55½c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd¾
61·c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/textio.vhdÈ
56Ác:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhdÀ
62¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_p.vhd7
571C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhdÀ
63¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_b.vhdÀ
58¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/std_1164.vhdÀ
64¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_p.vhdÀ
59¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/standard.vhdÀ
70¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_attr.vhdÀ
65¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_b.vhdÀ
66¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_arit.vhdÀ
67¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_unsi.vhdÀ
68¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_sign.vhdÀ
69¹c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/.Xil/Vivado-11212-LAPTOP-AG87OV99/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_misc.vhd

synthStatsÃ
synth_design
Cputime1
Threads used2
Runtime1V
argsN-verilog_define default::[not_specified] -top  dbg_hub -part  xc7z020clg400-1 
	directive œ
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results