/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [24:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z | celloutsig_1_0z[5]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[6] | celloutsig_1_1z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z | celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[185] | in_data[172]) & celloutsig_1_0z[6]);
  assign celloutsig_0_1z = ~((in_data[78] | in_data[36]) & in_data[84]);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= in_data[94:92];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_17z[17:15], celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[153:139] >= { in_data[163:162], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_16z[7:1], celloutsig_1_6z, celloutsig_1_7z } >= { celloutsig_1_9z[14:7], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_10z[9:5], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, _01_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z } >= { celloutsig_0_10z[12:5], celloutsig_0_7z, _01_, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_17z[15:13] >= { _01_[2:1], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_17z[18:14], celloutsig_0_13z, celloutsig_0_29z } >= { celloutsig_0_17z[19:14], celloutsig_0_20z };
  assign celloutsig_0_44z = { celloutsig_0_10z[10:4], celloutsig_0_14z } <= { _02_[6:3], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:3], celloutsig_1_5z } <= { celloutsig_1_4z[8:5], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } <= { _01_, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_0z, _01_, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z } <= in_data[9:0];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[22:17] < { _00_, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z[5:3], celloutsig_1_6z } < celloutsig_1_9z[14:11];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_13z = { _00_[1], _01_, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, _00_, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, _01_, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } < { in_data[75:42], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, _00_, _00_ };
  assign celloutsig_0_20z = celloutsig_0_10z[8:4] < { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_22z[4], celloutsig_0_7z, _00_, celloutsig_0_1z, celloutsig_0_13z, _01_, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_12z } < { celloutsig_0_10z[13:4], _00_ };
  assign celloutsig_0_6z = - { in_data[55:54], celloutsig_0_5z };
  assign celloutsig_0_22z = - { celloutsig_0_13z, _00_, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_18z, _00_, _00_, celloutsig_0_4z };
  assign celloutsig_0_45z = ~ _01_;
  assign celloutsig_1_3z = ~ { in_data[155:143], celloutsig_1_1z };
  assign celloutsig_1_9z = ~ { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_16z = ~ celloutsig_1_9z[10:3];
  assign celloutsig_0_10z = ~ in_data[17:3];
  assign celloutsig_0_0z = ^ in_data[84:73];
  assign celloutsig_0_23z = ^ { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[189:179] >> in_data[175:165];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z } >> celloutsig_1_3z[11:0];
  assign celloutsig_0_17z = { in_data[59:46], _01_, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, _01_, celloutsig_0_0z, celloutsig_0_12z } >> { celloutsig_0_10z[9:1], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, _00_, celloutsig_0_0z, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
